Verilog: `{}` and `{{}}` do not need parentheses#671

tautschnig merged 1 commit intomaindiffblue/hw-cbmc:mainfrom

paren-concatdiffblue/hw-cbmc:paren-concatCopy head branch name to clipboard