Skip to content

Conversation

kroening
Copy link
Collaborator

@kroening kroening commented Sep 5, 2024

This changes the precedence of concatenation and replication when generating Verilog from expressions such that no additional parentheses are generated.

@kroening kroening marked this pull request as ready for review September 5, 2024 21:31
// Follows Table 11-2 in IEEE 1800-2017.
//
// We deviate from the table for the precedence of concatenation
// and replication, which act like parenteses.
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
// and replication, which act like parenteses.
// and replication, which act like parentheses.

This changes the precedence of concatenation and replication when generating
Verilog from expressions such that no additional parentheses are generated.
@tautschnig tautschnig merged commit cdab375 into main Sep 6, 2024
8 checks passed
@tautschnig tautschnig deleted the paren-concat branch September 6, 2024 21:01
Romy15200 pushed a commit to Romy15200/nws that referenced this pull request Aug 19, 2025
Verilog: `{}` and `{{}}` do not need parentheses
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants