Skip to content

SystemVerilog: grammar for expect property #558

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Jun 19, 2024
Merged

SystemVerilog: grammar for expect property #558

merged 1 commit into from
Jun 19, 2024

Conversation

kroening
Copy link
Member

This adds parsing/typechecking for SystemVerilog expect property statements.

@kroening
SystemVerilog: grammar for expect property
4c0507d 
This adds parsing/typechecking for SystemVerilog expect property statements.
@kroening kroening marked this pull request as ready for review June 18, 2024 21:30
@tautschnig tautschnig merged commit aa87b44 into main Jun 19, 2024
5 checks passed
@tautschnig tautschnig deleted the verilog_expect_property branch June 19, 2024 09:45
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kroening @tautschnig