Skip to content

Verilog: test for hierarchical identifier inside an assertion #2780

Verilog: test for hierarchical identifier inside an assertion

Verilog: test for hierarchical identifier inside an assertion #2780

Triggered via pull request July 12, 2025 22:17
Status Success
Total duration 1m 35s
Artifacts

syntax-checks.yaml

on: pull_request
check-clang-format
1m 32s
check-clang-format
Fit to window
Zoom out
Zoom in