Skip to content

Actions: Minres/SpinalHDL

Actions

Run tests

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
run-tests.yml
4 workflow runs
4 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

fixes wrong verilog assignment Run tests #5: Commit d4a1716 pushed by eyck
March 26, 2025 07:10 24m 12s dev
dev
March 26, 2025 07:10 24m 12s
extends Verilog Emitter to generate registerFile based Mems with reset Run tests #4: Commit 7edb91e pushed by eyck
March 24, 2025 19:41 24m 9s dev
dev
March 24, 2025 19:41 24m 9s
Merge pull request #1681 from facebreeze/streamArb Run tests #3: Commit 1e1af5b pushed by eyck
March 24, 2025 10:24 20m 0s dev
dev
March 24, 2025 10:24 20m 0s
Fix the generation of mem with 1 bit of write mask Run tests #2: Commit 2977ef3 pushed by eyck
January 17, 2025 16:20 22m 27s dev
dev
January 17, 2025 16:20 22m 27s