Adicionando count debouncer

peripherals/debouncer/README.md

@@ -0,0 +1,5 @@
+# Projeto Quartus de10_lite 
+
+![](./img/lucas_memory_config_quartus_15_web_edition.jpg)
+
+![](./img/ian_memory_config_quartus_prime.jpg)

peripherals/debouncer/debouncer.vhd

@@ -0,0 +1,65 @@
+-------------------------------------------------------
+--! @file
+--! @brief RISCV Simple GPIO module
+--         RAM mapped general purpose I/O
+
+--! @Todo: Module should mask bytes (Word, half word and byte access)
+--         Daddress shoud be unsgined
+--        
+-------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity debouncer is
+
+	generic (
+		--! Chip selec	
+		SYS_FREQ 		: integer := 1; 			-- em megahertz
+		COUNT 			: integer := 50				--
+	);
+
+	port(
+		clk : in std_logic;
+		rst : in std_logic;
+
+		-- hardware input/output signals
+		input  : in std_logic;
+		output  : out std_logic
+
+	);
+
+
+end entity debouncer;
+
+architecture RTL_gpio of debouncer is
+
+signal max_v : unsigned(31 downto 0);
+
+begin
+	debouncer: process(clk, rst)
+	begin	
+
+		if rst = '1' then
+
+			output <= '0';
+			max_v <= to_unsigned(SYS_FREQ*COUNT, max_v'length); 
+		else
+			if rising_edge(clk) then		
+				if (input = '1') then
+					if max_v = "00000000000000000000000000000000" then
+						output <= '1';
+					else
+						max_v <= max_v - 1;
+
+					end if;
+				else 
+					max_v <= to_unsigned(SYS_FREQ*COUNT, max_v'length); 
+					output <= '0';				
+				end if;
+			end if;
+		end if;		
+	end process;
+
+end architecture RTL_gpio;

peripherals/debouncer/gpio_deb.vhd

@@ -0,0 +1,95 @@
+-------------------------------------------------------
+--! @file
+--! @brief RISCV Simple GPIO module
+--         RAM mapped general purpose I/O
+
+--! @Todo: Module should mask bytes (Word, half word and byte access)
+--         Daddress shoud be unsgined
+--        
+-------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity gpio_deb is
+	generic (
+		--! Chip selec
+		MY_CHIPSELECT : std_logic_vector(1 downto 0) := "10";
+		MY_WORD_ADDRESS : unsigned(7 downto 0) := x"10"	
+	);
+
+	port(
+		clk : in std_logic;
+		rst : in std_logic;
+
+		-- Core data bus signals
+		-- ToDo: daddress shoud be unsgined
+		daddress  : in  natural;		
+		ddata_w	  : in 	std_logic_vector(31 downto 0);
+		ddata_r   : out	std_logic_vector(31 downto 0);
+		d_we      : in std_logic;
+		d_rd	  : in std_logic;
+		dcsel	  : in std_logic_vector(1 downto 0);	--! Chip select 
+		-- ToDo: Module should mask bytes (Word, half word and byte access)
+		dmask     : in std_logic_vector(3 downto 0);	--! Byte enable mask 
+
+		-- hardware input/output signals
+		input  : in std_logic_vector(31 downto 0);
+		output : out std_logic_vector(31 downto 0)		
+	);
+end entity gpio_deb;
+
+architecture RTL of gpio_deb is
+	signal result : std_logic_vector(31 downto 0);
+
+begin	
+	-- Input register
+	process(clk, rst)
+	begin		
+		if rst = '1' then
+			ddata_r <= (others => '0');
+		else
+			if rising_edge(clk) then		
+				if (d_rd = '1') and (dcsel = MY_CHIPSELECT) then
+					ddata_r <= result;
+				end if;
+			end if;
+		end if;		
+	end process;
+
+	-- Output register
+	process(clk, rst)
+	begin		
+		if rst = '1' then
+			output <= (others => '0');
+		else
+			if rising_edge(clk) then		
+				if (d_we = '1') and (dcsel = MY_CHIPSELECT)then					
+					-- ToDo: Simplify comparators
+					-- ToDo: Maybe use byte addressing?  
+					--       x"01" (word addressing) is x"04" (byte addressing)
+					-- Address comparator when more than one word is mapped here
+					--if to_unsigned(daddress, 32)(8 downto 0) = MY_WORD_ADDRESS then
+					--end if;
+					output <= ddata_w;
+				end if;
+			end if;
+		end if;		
+	end process;
+
+	debouncer: for i in 0 to 31 generate
+		regs: entity work.debouncer
+			generic map(
+				SYS_FREQ => 10,
+				COUNT    => 50
+			)
+			port map(
+				clk    => clk,
+				rst    => rst,
+				input  => input(i),
+				output => result(i)
+			);
+		end generate;
+
+end architecture RTL;

peripherals/debouncer/sint/de10_lite/README.md

@@ -0,0 +1,5 @@
+# Projeto Quartus de10_lite 
+
+![](./img/lucas_memory_config_quartus_15_web_edition.jpg)
+
+![](./img/ian_memory_config_quartus_prime.jpg)