Skip to content

Add support for folding of OVM/UVM macros #164

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Add support for folding of OVM/UVM macros #164

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions plugin/verilog_systemverilog.vim
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -169,6 +169,12 @@ let g:verilog_syntax = {
\ 'highlight' : 'verilogStatement',
\ 'syn_argument': 'transparent keepend contains=ALLBUT,verilogInterface',
\ }],
\ 'ovm' : [{
\ 'match_start' : '`\<\(ovm\|uvm\)_\a\+_utils_begin\>',
Copy link
Owner

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

[ou]vm ? ;)

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

In hindsight that does seem a little simpler ;)

\ 'match_end' : '`\<\(ovm\|uvm\)_\a\+_utils_end\>',
\ 'highlight' : 'verilogStatement',
\ 'syn_argument': 'transparent keepend',
\ }],
\ 'property' : [{
\ 'match_start' : '\<\(\(assert\|cover\)\s\+\)\@<!\<property\>',
\ 'match_end' : '\<endproperty\>',
Expand Down
1 change: 1 addition & 0 deletions syntax/verilog_systemverilog.vim
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -219,6 +219,7 @@ let s:verilog_syntax_order = [
\ 'function',
\ 'interface',
\ 'module',
\ 'ovm',
\ 'property',
\ 'sequence',
\ 'specify',
Expand Down