Search results

[AP][Solver] Ignored Disconnected Blocks in AP Solver

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3152

#3152 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Jun 19, 2025

Fixed Route Drawing Function

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3151

#3151 In verilog-to-routing/vtr-verilog-to-routing;

· SamuelHo10 opened on Jun 18, 2025

[AP] Generalized Argument Parsing and Added Target Density

docsDocumentationDocumentation

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3148

#3148 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Jun 17, 2025

[NetlistWriter] Fixed Tcq SDF Writing for BlackBoxs

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3142

#3142 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Jun 16, 2025

Add tileable RR Graph

docsDocumentationDocumentation

lang-cppC/C++ codeC/C++ code

libarchfpgaLibrary for handling FPGA Architecture descriptionsLibrary for handling FPGA Architecture descriptions

libvtrutil

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3134

#3134 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on Jun 11, 2025

Congestion-Aware Initial Accumulated Cost

docsDocumentationDocumentation

lang-cppC/C++ codeC/C++ code

libvtrutil

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3031

#3031 In verilog-to-routing/vtr-verilog-to-routing;

· soheilshahrouz opened on May 10, 2025

[Place] Centriod Initial Placement

lang-cppC/C++ codeC/C++ code

libarchfpgaLibrary for handling FPGA Architecture descriptionsLibrary for handling FPGA Architecture descriptions

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3018

#3018 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on May 1, 2025

[WIP] Congestion modeling in placement stage

lang-cppC/C++ codeC/C++ code

libvtrutil

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3010

#3010 In verilog-to-routing/vtr-verilog-to-routing;

· soheilshahrouz opened on Apr 29, 2025

[Packer] Load The ClusteredNetlist Directly From The ClusterLegalizer

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open.

#2731 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Sep 20, 2024

[ClusterLegalizer] Code Cleanups

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open.

#2730 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Sep 20, 2024

[Packer] Setting Higher Target Pin Utilization When Regions are Full

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open.

#2729 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Sep 20, 2024

needs to be updated based on mods to placer

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Draft (not ready).

verilog-to-routing/vtr-verilog-to-routingnumber 2706

#2706 In verilog-to-routing/vtr-verilog-to-routing;

· KA7E opened on Aug 27, 2024