File tree Expand file tree Collapse file tree 2 files changed +2
-2
lines changed
vtr_flow/tasks/regression_tests
vtr_reg_strong/strong_routing_differing_modes/config
vtr_reg_strong_odin/strong_routing_differing_modes/config Expand file tree Collapse file tree 2 files changed +2
-2
lines changed Original file line number Diff line number Diff line change 1
1
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time initial_placed_wirelength_est placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time initial_placed_CPD_est placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time ap_mem ap_time ap_full_legalizer_mem ap_full_legalizer_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time
2
- slicem.xml carry_chain.blif common 0.77 vpr 57.77 MiB -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 -1 -1 success v8.0.0-13084-g071ad3865 release IPO VTR_ASSERT_LEVEL=2 GNU 13.3.0 on Linux-6.8.0-60-generic x86_64 2025-06-17T09:37:40 betzgrp-wintermute /home/pooladam/vtr-verilog-to-routing 59160 1 -1 48 34 1 35 6 5 5 25 BLK_IG-SLICEM auto 19.3 MiB 0.14 70 70 15 4 10 1 57.8 MiB 0.00 0.00 0.552322 0.523836 -5.19346 -0.523836 0.523836 0.00 0.000191663 0.000172845 0.00117879 0.00108764 -1 -1 -1 -1 25 222 13 133321 74067 -1 -1 0.27 0.0400453 0.0328422 1252 5405 -1 256 10 107 107 18108 10211 1.82851 1.82851 -18.4696 -1.82851 0 0 -1 -1 0.00 0.01 0.00 -1 -1 0.00 0.00284891 0.00259594
2
+ slicem.xml carry_chain.blif common 0.55 vpr 59.19 MiB -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 -1 -1 success v8.0.0-13084-g071ad3865 release IPO VTR_ASSERT_LEVEL=2 GNU 13.3.0 on Linux-6.8.0-60-generic x86_64 2025-06-17T09:37:40 betzgrp-wintermute /home/pooladam/vtr-verilog-to-routing 60608 1 -1 48 34 1 35 6 5 5 25 BLK_IG-SLICEM auto 20.0 MiB 0.14 70 70 15 4 10 1 59.2 MiB 0.00 0.00 0.552322 0.523836 -5.19346 -0.523836 0.523836 0.00 6.9502e-05 6.1709e-05 0.000560427 0.0005174 -1 -1 -1 -1 27 337 26 133321 74067 -1 -1 0.10 0.0143519 0.0119083 1284 5874 -1 249 10 84 84 16544 9291 1.47622 1.47622 -16.7882 -1.47622 0 0 -1 -1 0.00 0.01 0.00 -1 -1 0.00 0.00281556 0.00255387
Original file line number Diff line number Diff line change 1
1
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time initial_placed_wirelength_est placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time initial_placed_CPD_est placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time ap_mem ap_time ap_full_legalizer_mem ap_full_legalizer_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time
2
- slicem.xml carry_chain.blif common 0.72 vpr 58.14 MiB -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 -1 -1 success v8.0.0-13084-g071ad3865 release IPO VTR_ASSERT_LEVEL=2 GNU 13.3.0 on Linux-6.8.0-60-generic x86_64 2025-06-17T09:37:40 betzgrp-wintermute /home/pooladam/vtr-verilog-to-routing 59536 1 -1 48 34 1 35 6 5 5 25 BLK_IG-SLICEM auto 19.6 MiB 0.19 70 70 15 4 10 1 58.1 MiB 0.00 0.00 0.552322 0.523836 -5.19346 -0.523836 0.523836 0.00 0.000136465 0.000121508 0.000838774 0.000777891 -1 -1 -1 -1 25 222 13 133321 74067 -1 -1 0.22 0.0302945 0.0247124 1252 5405 -1 256 10 107 107 18108 10211 1.82851 1.82851 -18.4696 -1.82851 0 0 -1 -1 0.00 0.01 0.00 -1 -1 0.00 0.00291685 0.00265393
2
+ slicem.xml carry_chain.blif common 0.56 vpr 58.44 MiB -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 1 -1 -1 success v8.0.0-13087-gc7fa1e4cc-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 13.3.0 on Linux-6.8.0-60-generic x86_64 2025-06-17T11:11:46 betzgrp-wintermute /home/pooladam/vtr-verilog-to-routing 59840 1 -1 48 34 1 35 6 5 5 25 BLK_IG-SLICEM auto 19.6 MiB 0.14 70 70 15 4 10 1 58.4 MiB 0.00 0.00 0.552322 0.523836 -5.19346 -0.523836 0.523836 0.00 6.9066e-05 6.1567e-05 0.000565679 0.000523075 -1 -1 -1 -1 27 337 26 133321 74067 -1 -1 0.11 0.0166712 0.0129996 1284 5874 -1 249 10 84 84 16544 9291 1.47622 1.47622 -16.7882 -1.47622 0 0 -1 -1 0.00 0.01 0.00 -1 -1 0.00 0.00284048 0.00258062
You can’t perform that action at this time.
0 commit comments