RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller.
-
Updated
Sep 10, 2024 - VHDL
RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller.
Add a description, image, and links to the risc-softcore topic page so that developers can more easily learn about it.
To associate your repository with the risc-softcore topic, visit your repo's landing page and select "manage topics."