Skip to content

Conversation

dojyorin
Copy link
Contributor

@dojyorin dojyorin commented Aug 29, 2024

Basically same as "Optimize PLL ratio" in #2506.

Summary

This PR fixes/implements the following bugs/features

  • Optimize PLL ratio

By setting SRC / M = 2 N = 250 for PLL1/2/3 you can flexibly determine clock source frequency and easily calculate division P/Q/R.

CubeMX Screenshots
  • for H503KB/H503RB
    image

  • for H573RI
    image

@fpistm fpistm force-pushed the fix-h503kb-h573ri-clock branch from eb4da94 to 9e8b242 Compare September 3, 2024 08:33
Complement of stm32duino#2506

Signed-off-by: Kazuki Ota <[email protected]>
Co-Authored-by: Frederic Pillon <[email protected]>
@fpistm fpistm force-pushed the fix-h503kb-h573ri-clock branch from 9e8b242 to 1f17775 Compare September 3, 2024 09:05
@fpistm fpistm added the fix 🩹 Bug fix label Sep 3, 2024
@fpistm fpistm added this to the 2.9.0 milestone Sep 3, 2024
@fpistm fpistm merged commit 2aa4e44 into stm32duino:main Sep 3, 2024
23 checks passed
@dojyorin dojyorin deleted the fix-h503kb-h573ri-clock branch March 19, 2025 14:38
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
fix 🩹 Bug fix
Projects
Development

Successfully merging this pull request may close these issues.

2 participants