Skip to content

Fixed random clock period generation #352

Fixed random clock period generation

Fixed random clock period generation #352

Triggered via pull request July 21, 2025 20:08
Status Failure
Total duration 45s
Artifacts

ci.yml

on: pull_request
Lint Python Code
34s
Lint Python Code
Run Python Only
41s
Run Python Only
Lint Verilog Code
6s
Lint Verilog Code
Run EDA
Run EDA
Fit to window
Zoom out
Zoom in

Annotations

1 error
Lint Python Code
Process completed with exit code 1.