Fixed random clock period generation #352
ci.yml
on: pull_request
Lint Python Code
34s
Run Python Only
41s
Lint Verilog Code
6s
Run EDA
Annotations
1 error
Lint Python Code
Process completed with exit code 1.
|