Skip to content

Actions: rust-embedded/riscv

Actions

Lints compliance check

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
clippy.yaml
473 workflow runs
473 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Implement Eq and PartialEq for Range and Permission Lints compliance check #284: Pull request #206 opened by jsgf
May 7, 2024 00:04 3m 49s jsgf:pmpcfgx-eq
jsgf:pmpcfgx-eq
May 7, 2024 00:04 3m 49s
riscv: build: make cfg variables more robust Lints compliance check #283: Pull request #205 synchronize by rmsyn
May 5, 2024 21:26 1m 45s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 5, 2024 21:26 1m 45s
riscv: build: make cfg variables more robust Lints compliance check #282: Pull request #205 synchronize by rmsyn
May 5, 2024 21:18 1m 42s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 5, 2024 21:18 1m 42s
riscv: build: make cfg variables more robust Lints compliance check #281: Pull request #205 synchronize by rmsyn
May 5, 2024 21:00 3m 2s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 5, 2024 21:00 3m 2s
riscv: build: make cfg variables more robust Lints compliance check #280: Pull request #205 synchronize by rmsyn
May 5, 2024 04:56 3m 3s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 5, 2024 04:56 3m 3s
riscv: register: fix target architecture conditional compilation Lints compliance check #279: Pull request #204 synchronize by rmsyn
May 5, 2024 04:48 3m 20s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 5, 2024 04:48 3m 20s
riscv: build: make cfg variables more robust Lints compliance check #278: Pull request #205 synchronize by rmsyn
May 5, 2024 04:17 3m 12s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 5, 2024 04:17 3m 12s
riscv: build: make cfg variables more robust Lints compliance check #277: Pull request #205 synchronize by rmsyn
May 4, 2024 21:17 4m 57s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 4, 2024 21:17 4m 57s
riscv: build: make cfg variables more robust Lints compliance check #276: Pull request #205 opened by rmsyn
May 4, 2024 21:15 2m 54s rmsyn:build/robust-cfg
rmsyn:build/robust-cfg
May 4, 2024 21:15 2m 54s
riscv-rt: Support for vectored mode interrupt handling Lints compliance check #275: Pull request #200 synchronize by romancardenas
May 4, 2024 16:34 7m 21s vectored-rt
vectored-rt
May 4, 2024 16:34 7m 21s
riscv-rt: Support for vectored mode interrupt handling Lints compliance check #274: Pull request #200 synchronize by romancardenas
May 4, 2024 16:33 8m 7s vectored-rt
vectored-rt
May 4, 2024 16:33 8m 7s
riscv-rt: Support for vectored mode interrupt handling Lints compliance check #273: Pull request #200 synchronize by romancardenas
May 4, 2024 15:55 4m 33s vectored-rt
vectored-rt
May 4, 2024 15:55 4m 33s
riscv: register: fix target architecture conditional compilation Lints compliance check #272: Pull request #204 synchronize by rmsyn
May 3, 2024 21:36 2m 59s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 21:36 2m 59s
riscv: register: fix target architecture conditional compilation Lints compliance check #271: Pull request #204 synchronize by rmsyn
May 3, 2024 20:55 3m 11s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 20:55 3m 11s
riscv: register: fix target architecture conditional compilation Lints compliance check #270: Pull request #204 synchronize by rmsyn
May 3, 2024 00:27 4m 34s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 00:27 4m 34s
riscv: register: fix target architecture conditional compilation Lints compliance check #269: Pull request #204 opened by rmsyn
May 3, 2024 00:24 3m 17s rmsyn:fixup/riscv/macro-conditional-comp
rmsyn:fixup/riscv/macro-conditional-comp
May 3, 2024 00:24 3m 17s
Merge pull request #203 from rmsyn/register/export-macros Lints compliance check #268: Commit a9d3e33 pushed by github-merge-queue bot
May 2, 2024 13:36 3m 14s master
master
May 2, 2024 13:36 3m 14s
Lints compliance check Lints compliance check #267: Merge group checks requested
May 2, 2024 13:32 3m 20s
May 2, 2024 13:32 3m 20s
riscv: register: exports macros for custom CSRs Lints compliance check #266: Pull request #203 synchronize by rmsyn
May 1, 2024 04:12 3m 12s rmsyn:register/export-macros
rmsyn:register/export-macros
May 1, 2024 04:12 3m 12s
riscv: register: exports macros for custom CSRs Lints compliance check #265: Pull request #203 synchronize by rmsyn
May 1, 2024 02:16 3m 48s rmsyn:register/export-macros
rmsyn:register/export-macros
May 1, 2024 02:16 3m 48s
riscv: register: exports macros for custom CSRs Lints compliance check #264: Pull request #203 opened by rmsyn
May 1, 2024 02:14 2m 59s rmsyn:register/export-macros
rmsyn:register/export-macros
May 1, 2024 02:14 2m 59s
Merge pull request #201 from jasonwhite/jw/mstatus-from-bits Lints compliance check #262: Commit 33516b9 pushed by github-merge-queue bot
April 22, 2024 10:05 2m 43s master
master
April 22, 2024 10:05 2m 43s
Lints compliance check Lints compliance check #261: Merge group checks requested
April 22, 2024 10:01 3m 18s
April 22, 2024 10:01 3m 18s
Add Mstatus::from(usize) Lints compliance check #260: Pull request #201 opened by jasonwhite
April 19, 2024 21:30 2m 42s jasonwhite:jw/mstatus-from-bits
jasonwhite:jw/mstatus-from-bits
April 19, 2024 21:30 2m 42s
riscv-rt: Support for vectored mode interrupt handling Lints compliance check #259: Pull request #200 synchronize by romancardenas
April 12, 2024 16:55 4m 1s vectored-rt
vectored-rt
April 12, 2024 16:55 4m 1s
ProTip! You can narrow down the results and go further in time using created:<2024-04-12 or the other filters available.