Skip to content
Navigation Menu
Sign in
Appearance settings
Platform
AI CODE CREATION
GitHub Copilot
Write better code with AI
GitHub Copilot app
Direct agents from issue to merge
MCP Registry
Integrate external tools
DEVELOPER WORKFLOWS
Actions
Automate any workflow
Codespaces
Instant dev environments
Issues
Plan and track work
Code Review
Manage code changes
Code Quality
Enforce quality at merge
APPLICATION SECURITY
GitHub Advanced Security
Find and fix vulnerabilities
Code security
Secure your code as you build
Secret protection
Stop leaks before they start
EXPLORE
Why GitHub
Documentation
Blog
Changelog
Marketplace
View all features
Solutions
BY COMPANY SIZE
Enterprises
Small and medium teams
Startups
Nonprofits
BY USE CASE
App Modernization
DevSecOps
DevOps
CI/CD
View all use cases
BY INDUSTRY
Healthcare
Financial services
Manufacturing
Government
View all industries
View all solutions
Resources
EXPLORE BY TOPIC
AI
Software Development
DevOps
Security
View all topics
EXPLORE BY TYPE
Customer stories
Events & webinars
Ebooks & reports
Business insights
GitHub Skills
SUPPORT & SERVICES
Documentation
Customer support
Community forum
Trust center
Partners
View all resources
Open Source
COMMUNITY
GitHub Sponsors
Fund open source developers
PROGRAMS
Security Lab
Maintainer Community
Accelerator
GitHub Stars
Archive Program
REPOSITORIES
Topics
Trending
Collections
Enterprise
ENTERPRISE SOLUTIONS
Enterprise platform
AI-powered developer platform
AVAILABLE ADD-ONS
GitHub Advanced Security
Enterprise-grade security features
Copilot for Business
Enterprise-grade AI features
Premium Support
Enterprise-grade 24/7 support
Pricing
Type
/
to search
Sign in
Sign up
Appearance settings
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
Uh oh!
There was an error while loading.
Please reload this page
.
riseproject-dev
/
llama.cpp
Public
forked from
ggml-org/llama.cpp
Notifications
You must be signed in to change notification settings
Fork
0
Star
2
Code
Pull requests
0
Actions
Security and quality
0
Insights
Additional navigation options
Code
Pull requests
Actions
Security and quality
Insights
Actions: riseproject-dev/llama.cpp
Actions
All workflows
Workflows
CI
CI
CI (riscv)
CI (riscv)
AI review (issues)
AI review (issues)
Build relocatable cmake package
Build relocatable cmake package
Check Pre-Tokenizer Hashes
Check Pre-Tokenizer Hashes
Check vendor
Check vendor
CI (3rd-party)
CI (3rd-party)
CI (android)
CI (android)
CI (apple)
CI (apple)
CI (cann)
CI (cann)
Show more workflows...
Management
Caches
CI
CI
Actions
Loading...
Loading
Sorry, something went wrong.
Uh oh!
There was an error while loading.
Please reload this page
.
will be ignored since log searching is not yet available
Show workflow options
Create status badge
Create status badge
Loading
Uh oh!
There was an error while loading.
Please reload this page
.
build.yml
will be ignored since log searching is not yet available
204 workflow runs
204 workflow runs
Event
Filter by Event
Sorry, something went wrong.
Filter
Loading
Sorry, something went wrong.
No matching events.
Status
Filter by Status
Sorry, something went wrong.
Filter
Loading
Sorry, something went wrong.
No matching statuses.
Branch
Filter by Branch
Sorry, something went wrong.
Filter
Loading
Sorry, something went wrong.
No matching branches.
Actor
Filter by Actor
Sorry, something went wrong.
Filter
Loading
Sorry, something went wrong.
No matching users.
ggml-cpu: extend RVV quantization vec dot to higher VLENs
CI
#204:
Pull request
#10
synchronize by
taimur-10x
1d 0h 0m 2s
10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 2s
View #10
View workflow file
ggml-cpu: extend RVV quantization vec dot to higher VLENs
CI
#203:
Pull request
#10
synchronize by
taimur-10x
1d 0h 0m 2s
10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 2s
View #10
View workflow file
ggml-cpu: extend RVV quantization vec dot to higher VLENs
CI
#202:
Pull request
#10
synchronize by
taimur-10x
1d 0h 0m 2s
10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 2s
View #10
View workflow file
ggml-cpu: extend RVV quantization vec dot to higher VLENs
CI
#201:
Pull request
#10
synchronize by
taimur-10x
1d 0h 0m 4s
10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 4s
View #10
View workflow file
CI
CI
#200:
Manually run by
luhenry
1d 0h 0m 4s
merge-ci
merge-ci
1d 0h 0m 4s
View workflow file
CI
CI
#199:
Manually run by
luhenry
1d 0h 0m 4s
merge-ci
merge-ci
1d 0h 0m 4s
View workflow file
CI
CI
#198:
Manually run by
luhenry
6m 19s
merge-ci
merge-ci
6m 19s
View workflow file
model : don't crash on unsupported architecture (#22742)
CI
#197:
Commit
5207d12
pushed by
luhenry
1d 0h 0m 4s
master
master
1d 0h 0m 4s
View workflow file
Merge branch 'ggml-org:master' into master
CI
#196:
Commit
143d35e
pushed by
taimur-10x
1d 0h 0m 3s
master
master
1d 0h 0m 3s
View workflow file
ggml-cpu: extend RVV quantization vec dot to higher VLENs
CI
#195:
Pull request
#10
synchronize by
taimur-10x
1d 0h 0m 3s
10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 3s
View #10
View workflow file
ggml-cpu: add RVV repack GEMM and GEMV for Q3_K, Q6_K
CI
#194:
Pull request
#12
synchronize by
taimur-10x
1d 0h 0m 44s
10x/riscv-quant-repack-k
10x/riscv-quant-repack-k
1d 0h 0m 44s
View #12
View workflow file
ggml-cpu: add RVV repack GEMM and GEMV for Q3_K, Q6_K
CI
#193:
Pull request
#12
synchronize by
taimur-10x
53m 17s
10x/riscv-quant-repack-k
10x/riscv-quant-repack-k
53m 17s
View #12
View workflow file
ggml-cpu: extend RVV quantization vec dot to higher VLENs
CI
#192:
Pull request
#10
synchronize by
taimur-10x
1d 0h 0m 3s
10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 3s
View #10
View workflow file
Merge branch 'ggml-org:master' into master
CI
#191:
Commit
4e13bd8
pushed by
taimur-10x
1d 0h 0m 2s
master
master
1d 0h 0m 2s
View workflow file
ggml-cpu: extend RVV quantization vec dot to higher VLENs
CI
#190:
Pull request
#10
synchronize by
taimur-10x
1d 0h 0m 2s
10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 2s
View #10
View workflow file
ci: Merge ubuntu-cpu-riscv64-native into ubuntu-cpu job
CI
#189:
Commit
019b323
pushed by
luhenry
1d 0h 0m 2s
master
master
1d 0h 0m 2s
View workflow file
ci: Merge ubuntu-cpu-riscv64-native into ubuntu-cpu job
CI
#188:
Commit
d704540
pushed by
luhenry
11m 0s
master
master
11m 0s
View workflow file
Use ggml-org/ccache-action on RISC-V as well
CI
#187:
Commit
b7100c5
pushed by
luhenry
1d 0h 0m 1s
master
master
1d 0h 0m 1s
View workflow file
Use ggml-org/ccache-action on RISC-V as well
CI
#186:
Commit
857d636
pushed by
luhenry
20m 1s
master
master
20m 1s
View workflow file
Update build-riscv.yml
CI
#185:
Commit
6271242
pushed by
luhenry
1d 0h 0m 2s
master
master
1d 0h 0m 2s
View workflow file
CI
CI
#184:
Manually run by
luhenry
1h 4m 8s
riscv64-ccache
riscv64-ccache
1h 4m 8s
View workflow file
vulkan: add FA dequant for q4_1, q5_0, q5_1, iq4_nl (#21029)
CI
#183:
Commit
edd4d9b
pushed by
taimur-10x
1d 0h 0m 2s
master
master
1d 0h 0m 2s
View workflow file
webui : store reasoning_content so it is sent back in subsequent requ…
CI
#182:
Commit
482192f
pushed by
taimur-10x
1d 0h 0m 2s
master
master
1d 0h 0m 2s
View workflow file
CI
CI
#181:
Manually run by
luhenry
1d 0h 0m 3s
ccache
ccache
1d 0h 0m 3s
View workflow file
CI
CI
#180:
Manually run by
luhenry
5s
rise-riscv-runners
rise-riscv-runners
5s
View workflow file
Previous
1
2
3
4
5
…
8
9
Next
You can’t perform that action at this time.