Skip to content

Commit 0141e62

Browse files
authored
Merge pull request vhda#220 from vhda/verilog_disable_indent_lst_fix
Func: Only set g:verilog_disable_indent_lst if not already existing
2 parents 9fb7fef + 664d3ad commit 0141e62

File tree

1 file changed

+3
-1
lines changed

1 file changed

+3
-1
lines changed

plugin/verilog_systemverilog.vim

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,7 @@
11
" Global plugin settings
2-
let g:verilog_disable_indent_lst="eos,standalone"
2+
if !exists("g:verilog_disable_indent_lst")
3+
let g:verilog_disable_indent_lst="eos,standalone"
4+
endif
35

46
" Command definitions
57
command! -nargs=* VerilogErrorFormat call verilog_systemverilog#VerilogErrorFormat(<f-args>)

0 commit comments

Comments
 (0)