-
Notifications
You must be signed in to change notification settings - Fork 0
Start of implementation for NES memory bus #60
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Open
jmchacon
wants to merge
58
commits into
main
Choose a base branch
from
nes_memory
base: main
Could not load branches
Branch not found: {{ refName }}
Loading
Could not load tags
Nothing to show
Loading
Are you sure you want to change the base?
Some commits from the old base branch may be removed from the timeline,
and old review comments may become outdated.
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Add a basic APU/PPU and the sketch out basic bus arch. Realized need real RDY support so backtrack a bit and do that. Also update documentatio in cpu.rs so the various traits/macros make sense without a complete reread each time. New tests for RDY pulled out of init
Codecov ReportAttention: Patch coverage is
Additional details and impacted files
|
Bumps [syn](https://github.com/dtolnay/syn) from 2.0.39 to 2.0.41. - [Release notes](https://github.com/dtolnay/syn/releases) - [Commits](dtolnay/syn@2.0.39...2.0.41) --- updated-dependencies: - dependency-name: syn dependency-type: direct:production update-type: version-update:semver-patch ... Signed-off-by: dependabot[bot] <[email protected]> Co-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com>
* load_register should take a Wrapping if that's how we return regs too. Consistency Investigate op_addr/op_val and it makes the code way messier in the end. In the few places we add just make sure we do it with Wrapping. * Very large update: Added 2 more CPUs: Rockwell 65C02 - Doesn't have STP/WAI but otherwise same as WDC 65SC02 - Doesn't have BBR/BBS/RMB/SMB (replace with various NOPs). In all the CMOE cases there's still disagreement on the bus cycles in some places. Opened one issue for one (BBR/BBS). The rest I just kept notes on for now. Everything passes if we ignore the ones from above so works for what I need. Found a few actual bugs in the end.
Plus MSRV for egui and fixes for that update. New clippy as well.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Add a basic APU/PPU and the sketch out basic bus arch.
Realized need real RDY support so backtrack a bit and do that.
Also update documentatio in cpu.rs so the various traits/macros make sense without a complete reread each time.
New tests for RDY pulled out of init