Skip to content

Start of implementation for NES memory bus #60

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 58 commits into
base: main
Choose a base branch
from
Open

Conversation

jmchacon
Copy link
Owner

Add a basic APU/PPU and the sketch out basic bus arch.

Realized need real RDY support so backtrack a bit and do that.

Also update documentatio in cpu.rs so the various traits/macros make sense without a complete reread each time.

New tests for RDY pulled out of init

Add a basic APU/PPU and the sketch out basic bus arch.

Realized need real RDY support so backtrack a bit and do that.

Also update documentatio in cpu.rs so the various traits/macros make sense without a complete reread each time.

New tests for RDY pulled out of init
Copy link

codecov bot commented Nov 25, 2023

Codecov Report

Attention: Patch coverage is 1.62602% with 121 lines in your changes missing coverage. Please review.

Project coverage is 98.3%. Comparing base (fa5451b) to head (9a8e58a).

Files Patch % Lines
nes/nes_memory/src/lib.rs 0.0% 48 Missing ⚠️
nes/ppu/src/lib.rs 0.0% 48 Missing ⚠️
nes/apu/src/lib.rs 0.0% 25 Missing ⚠️
Additional details and impacted files
Files Coverage Δ
chip/src/lib.rs 100.0% <ø> (ø)
cpu/src/lib.rs 99.8% <100.0%> (ø)
nes/apu/src/lib.rs 0.0% <0.0%> (ø)
nes/nes_memory/src/lib.rs 0.0% <0.0%> (ø)
nes/ppu/src/lib.rs 0.0% <0.0%> (ø)

jmchacon and others added 27 commits November 25, 2023 00:49
Bumps [syn](https://github.com/dtolnay/syn) from 2.0.39 to 2.0.41.
- [Release notes](https://github.com/dtolnay/syn/releases)
- [Commits](dtolnay/syn@2.0.39...2.0.41)

---
updated-dependencies:
- dependency-name: syn
  dependency-type: direct:production
  update-type: version-update:semver-patch
...

Signed-off-by: dependabot[bot] <[email protected]>
Co-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com>
* load_register should take a Wrapping if that's how we return regs too. Consistency

Investigate op_addr/op_val and it makes the code way messier in the end. In the few places we add just make sure we do it with Wrapping.

* Very large update:

Added 2 more CPUs:

Rockwell 65C02 - Doesn't have STP/WAI but otherwise same as WDC
65SC02 - Doesn't have BBR/BBS/RMB/SMB (replace with various NOPs).

In all the CMOE cases there's still disagreement on the bus cycles in some places. Opened one issue for one (BBR/BBS). The rest I just kept notes on for now.

Everything passes if we ignore the ones from above so works for what I need. Found a few actual bugs in the end.
Plus MSRV for egui and fixes for that update.

New clippy as well.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant