Skip to content

[SYCL][Doc] Update SYCL_UR_USE_LEVEL_ZERO_V2 description #19457

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 2 commits into
base: sycl
Choose a base branch
from

Conversation

igchor
Copy link
Member

@igchor igchor commented Jul 15, 2025

Note that L0 V2 is now the default L0 adapter on platforms with GPUs based on the Xe2 architecture or later.

@igchor igchor requested a review from a team as a code owner July 15, 2025 20:37
@igchor
Copy link
Member Author

igchor commented Jul 17, 2025

@intel/dpcpp-doc-reviewers could you please take a look?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants