Search results

Upstream 2-domain Xilinx FIFOs for AXI4 from bittide-hardware

Status: Open.

#42 In clash-lang/clash-cores;

· hiddemoll opened on Jul 16, 2025

Clash.Cores.SPI does not properly implement SpiMode

bugSomething isn't workingSomething isn't working

Status: Open.

#38 In clash-lang/clash-cores;

· enathang opened on Jun 25, 2025

<code>inst</code> fails when one of the output ports has zero width

bugSomething isn't workingSomething isn't working

Status: Open.

#35 In clash-lang/clash-cores;

· hiddemoll opened on May 22, 2025

Add support for <code>DiffClock</code> as an output to <code>inst</code>

enhancementNew feature or requestNew feature or request

Status: Open.

#33 In clash-lang/clash-cores;

· hiddemoll opened on Apr 30, 2025

Df serializer

Status: Open.

#21 In clash-lang/clash-cores;

· gergoerdi opened on Nov 30, 2024

CI: Nix caching

Status: Open.

#12 In clash-lang/clash-cores;

· t-wallet opened on Sep 23, 2024

Crc core: add purely combinatorial CRC engine

Status: Open.

#10 In clash-lang/clash-cores;

· t-wallet opened on Sep 13, 2024

Ila output test fragile

Status: Open.

#9 In clash-lang/clash-cores;

· DigitalBrains1 opened on Sep 7, 2024

Add fourmolu as formatter

Status: Open.

#6 In clash-lang/clash-cores;

· t-wallet opened on Aug 26, 2024