We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
SystemVerilog & Verilog Module I/O parser and printer
Python 25 4
Python classes to create agnostic wave files for HDL simulator viewer
Python 11 1
Emacs configuration
Common Lisp
Bashrc resources for PS1 and to manage build directories
Shell
Some CAO files
OpenSCAD