or
paypal.me/briansune
For Vivado, using block diagram method is very userfriendly!
However, please pay GOOD attention to the reset polarity!
| Idx | Sensor | Project Status | Interface | Project Link | FPGA | IDE | FPS (MAX) | Resolution |
Target |
|---|---|---|---|---|---|---|---|---|---|
| 1 | OV13850 | π’ DONE | MIPI | OV13850 | Xilinx |
Vivado |
30 | 4224 |
30 |
| 2 | OV4689 | π’ DONE | MIPI | OV4689 | Xilinx |
Vivado |
90 | 2688 |
30 |
| 3 | IMX291 | π’ DONE | MIPI | IMX291 | Xilinx |
Vivado |
120 | 1920 |
60 |
| 4 | OV5640 | π’ DONE | DVP | OV5640 | Xilinx |
Vivado |
30 | 1920 |
30 |
| 5 | OV5640 | π’ DONE | DVP | OV5640 | Xilinx |
Vivado |
30 | 1920 |
30 |
| 6 | OV5640 | π’ DONE | DVP | OV5640 | Xilinx |
Vivado |
30 | 1920 |
60 |
| 7 | OV5640 | π’ DONE | DVP | OV5640 | Xilinx |
Vivado |
30 | 1920 |
30 |
| 8 | OV5640 | π’ Done | DVP | OV5640 | Xilinx |
Vivado |
30 | 1920 |
30 |
| 9 | OV5640 | π’ Done | DVP | OV5640 | Xilinx |
Vivado |
30 | 1920 |
30 |
| 10 | OV2640 | π’ DONE | DVP | OV2640 | Xilinx |
Vivado |
30 | 800 |
30 |
| 11 | OV7670 | π’ DONE | DVP | OV7670 | Xilinx |
Vivado |
30 | 640 |
30 |
| 12 | OV9655 | π’ DONE | DVP | OV9655 | Xilinx |
Vivado |
30 | 640 |
30 |
| 13 | OV7740 | π’ DONE | DVP | OV7740 | Xilinx |
Vivado |
60 | 640 |
60 |