verilog-exercises

A collection of relevant .v files and .pdfs for the Verilog course

From the Computer Architecture course.

Name		Name	Last commit message	Last commit date
Latest commit History 10 Commits
class		class
2to1mux.v		2to1mux.v
4to1mux.v		4to1mux.v
README.md		README.md
d_flipflop.v		d_flipflop.v
d_latch.v		d_latch.v
labclass		labclass
r_3_bit_counter.v		r_3_bit_counter.v
r_4_bit_counter.v		r_4_bit_counter.v
r_6_bit_counter.v		r_6_bit_counter.v
r_d_flipflop.v		r_d_flipflop.v
r_d_latch.v		r_d_latch.v
r_t_flipflop.v		r_t_flipflop.v
sr_latch.v		sr_latch.v
test_2to1mux.v		test_2to1mux.v
test_2to1mux.vcd		test_2to1mux.vcd
test_4to1mux.v		test_4to1mux.v
test_4to1mux.vcd		test_4to1mux.vcd
test_clock.v		test_clock.v
test_d_flipflop.v		test_d_flipflop.v
test_d_flipflop.vcd		test_d_flipflop.vcd
test_d_latch.v		test_d_latch.v
test_d_latch.vcd		test_d_latch.vcd
test_r_4_bit_counter.v		test_r_4_bit_counter.v
test_r_4_bit_counter.vcd		test_r_4_bit_counter.vcd
test_r_d_flipflop.v		test_r_d_flipflop.v
test_r_d_latch.v		test_r_d_latch.v
test_r_d_latch.vcd		test_r_d_latch.vcd
test_r_t_flipflop.v		test_r_t_flipflop.v
test_r_t_flipflop.vcd		test_r_t_flipflop.vcd
test_sr_latch.v		test_sr_latch.v
test_sr_latch.vcd		test_sr_latch.vcd
test_toggle_flipflop.v		test_toggle_flipflop.v
test_toggle_flipflop.vcd		test_toggle_flipflop.vcd
test_xor.v		test_xor.v
toggle_flipflop.v		toggle_flipflop.v
xor.v		xor.v

Provide feedback