Skip to content

Latest commit

 

History

History
11 lines (6 loc) · 694 Bytes

README.md

File metadata and controls

11 lines (6 loc) · 694 Bytes

PDP-11

This is my trial implementation of PDP-11 processor in System Verilog. I wanted to build a 16 bit Processor and PDP-11 is the only processor that is not written in System Verilog. This implementation might not be bug free as it is written by 2 college students but currently our plan is to write a code which can simulate the CPU primarily. The IO and hard disk support might be planned later on.

Resources Used

I am using the books which are available online.