the file name fadd.v is a half precision FPR adder IEEE 754 Standard Sign Bit 1 Exponant Bit 5 Mantisa Bit 10 th MUX is 16:4 the file barrel shift resistor is of 16 bit the adder used is Ripple Carry Adder
-
Notifications
You must be signed in to change notification settings - Fork 0
ArindamSharma/Floating-Point-Adder-Verilog-
About
Half Precision Floating Point Adder in Verilog
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published