Veles is an experimental hardware description language with a Zircon-like syntax that compiles to SystemVerilog.
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Veles is an experimental hardware description language with a Zircon-like syntax that compiles to SystemVerilog.