Skip to content

Commit 3ad6c09

Browse files
LoSealLLoSealL
committed
[DEL] Exp submodule; [CHG] copyright statement
1 parent 6002e15 commit 3ad6c09

40 files changed

+38
-42
lines changed

‎.gitmodules

-3
Original file line numberDiff line numberDiff line change
@@ -1,3 +0,0 @@
1-
[submodule "Exp"]
2-
path = Exp
3-
url = ssh://[email protected]:29418/video_super_resolution_experimen-

‎Exp

-1
This file was deleted.

‎Train/custom_api.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: July 31st 2018

‎Train/metrics.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Aug 17th 2018

‎Train/preproc_data.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Aug. 16th 2018

‎Train/run.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Oct 15th 2018

‎VSR/DataLoader/Dataset.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel.Corp 2017-2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Jan. 11th 2018

‎VSR/DataLoader/Loader.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 8th 2018

‎VSR/DataLoader/NVDecoder.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Sep 13th 2018

‎VSR/DataLoader/VirtualFile.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 9th 2018

‎VSR/DataLoader/YVDecoder.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Sep 13th 2018

‎VSR/Deprecated/Environment.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 11th 2018

‎VSR/Deprecated/Loader.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 8th 2018

‎VSR/Deprecated/train.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 25th 2018

‎VSR/Framework/Callbacks.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 17th 2018

‎VSR/Framework/GAN.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: July 20th 2018

‎VSR/Framework/LayersHelper.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Sep 5th 2018

‎VSR/Framework/Motion.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Aug 21st 2018

‎VSR/Framework/SuperResolution.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 9th 2018

‎VSR/Framework/Trainer.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Oct 15th 2018

‎VSR/Models/Carn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Sep 11th 2018

‎VSR/Models/Dbpn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: June 15th 2018

‎VSR/Models/Dcscn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 23rd 2018

‎VSR/Models/DnCnn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 23rd 2018

‎VSR/Models/Drcn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: June 5th 2018

‎VSR/Models/Drrn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: June 8th 2018

‎VSR/Models/Edsr.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: June 15th 2018

‎VSR/Models/Espcn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 12th 2018

‎VSR/Models/Idn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 24th 2018

‎VSR/Models/LapSrn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 12th 2018

‎VSR/Models/MemNet.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Sep 11th 2018

‎VSR/Models/Rcan.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Sep 11th 2018

‎VSR/Models/Rdn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 24th 2018

‎VSR/Models/SrGan.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 17th 2018

‎VSR/Models/Srcnn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 8th 2018

‎VSR/Models/Vdsr.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: June 5th 2018

‎VSR/Models/Vespcn.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Sep 12th 2018

‎VSR/Util/Config.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: Oct 15th 2018

‎VSR/Util/ImageProcess.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 8th 2018

‎VSR/Util/Utility.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
"""
2-
Copyright: Intel Corp. 2018
2+
Copyright: Wenyi Tang 2017-2018
33
Author: Wenyi Tang
44
Email: [email protected]
55
Created Date: May 8th 2018

0 commit comments

Comments
 (0)