Skip to content

Commit 3e4a3af

Browse files
loglav03loglav03
committed
Updating golden results for vtr_reg_strong. Excluding strong_cluster_seed_type for now due to golden results error
1 parent 53682df commit 3e4a3af

File tree

4 files changed

+16
-16
lines changed

4 files changed

+16
-16
lines changed

‎vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_cin_tie_off/config/golden_results.txt‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,3 @@
11
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time initial_placed_wirelength_est placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time initial_placed_CPD_est placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time ap_mem ap_time ap_full_legalizer_mem ap_full_legalizer_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time num_le num_luts num_add_blocks max_add_chain_length num_sub_blocks max_sub_chain_length
2-
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_4x4.v common 1.12 vpr 64.71 MiB -1 -1 0.07 17596 1 0.02 -1 -1 30072 -1 -1 3 9 0 -1 success v8.0.0-12648-g259ceba57-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T12:34:13 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 66268 9 8 75 70 1 34 20 5 5 25 clb auto 25.5 MiB 0.37 114 98 74 21 50 3 64.7 MiB 0.00 0.00 2.48207 2.48207 -27.0891 -2.48207 2.48207 0.01 0.000107575 9.8776e-05 0.00110372 0.00106107 -1 -1 -1 -1 38 138 12 151211 75605.7 48493.3 1939.73 0.06 0.0197476 0.0166644 2100 8065 -1 119 12 82 91 2625 1383 2.45975 2.45975 -29.6014 -2.45975 0 0 61632.8 2465.31 0.00 0.01 0.00 -1 -1 0.00 0.00468675 0.00431297 13 18 -1 -1 -1 -1
3-
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_9x9.v common 4.60 vpr 65.51 MiB -1 -1 0.09 18364 1 0.03 -1 -1 30608 -1 -1 9 19 0 -1 success v8.0.0-12648-g259ceba57-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T12:34:13 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 67084 19 18 308 249 1 135 46 6 6 36 clb auto 26.2 MiB 3.56 587 468 1358 299 1048 11 65.5 MiB 0.02 0.00 4.87574 4.8546 -99.0856 -4.8546 4.8546 0.02 0.000300463 0.000275416 0.00787823 0.00739934 -1 -1 -1 -1 40 1040 31 403230 226817 88484.8 2457.91 0.20 0.07778 0.0678958 3734 16003 -1 750 18 631 1001 35065 15346 5.69994 5.69994 -115.447 -5.69994 0 0 110337. 3064.92 0.00 0.02 0.01 -1 -1 0.00 0.0168321 0.0154848 54 83 -1 -1 -1 -1
2+
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_4x4.v common 0.89 vpr 65.80 MiB -1 -1 0.05 27108 1 0.02 -1 -1 33612 -1 -1 3 9 0 -1 success v8.0.0-12803-g53682df9f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.8.0-60-generic x86_64 2025-06-13T11:40:41 llavign1-OptiPlex-7070 /home/llavign1/Gits/vtr-clone/vtr_flow/tasks 67384 9 8 75 70 1 34 20 5 5 25 clb auto 26.7 MiB 0.39 114.248 92 155 44 110 1 65.8 MiB 0.00 0.00 2.48207 2.48207 -27.0782 -2.48207 2.48207 0.01 7.1364e-05 6.3195e-05 0.00104595 0.00098359 -1 -1 -1 -1 38 140 10 151211 75605.7 48493.3 1939.73 0.04 0.0154863 0.0131988 2100 8065 -1 120 11 134 148 5218 2750 2.45975 2.45975 -29.8384 -2.45975 0 0 61632.8 2465.31 0.00 0.01 0.00 -1 -1 0.00 0.00364913 0.00339208 13 18 -1 -1 -1 -1
3+
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml mult_9x9.v common 4.56 vpr 66.91 MiB -1 -1 0.06 27748 1 0.02 -1 -1 34108 -1 -1 7 19 0 -1 success v8.0.0-12803-g53682df9f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.8.0-60-generic x86_64 2025-06-13T11:40:41 llavign1-OptiPlex-7070 /home/llavign1/Gits/vtr-clone/vtr_flow/tasks 68516 19 18 308 249 1 134 44 6 6 36 clb auto 27.5 MiB 3.68 555.076 430 2046 450 1581 15 66.9 MiB 0.02 0.00 4.92757 4.85986 -99.585 -4.85986 4.85986 0.02 0.000225507 0.000204339 0.0085582 0.00790585 -1 -1 -1 -1 58 765 33 403230 176413 123560. 3432.22 0.28 0.0977172 0.085077 4154 22415 -1 636 15 496 821 27967 11304 4.85226 4.85226 -102.581 -4.85226 0 0 154963. 4304.53 0.00 0.02 0.01 -1 -1 0.00 0.0135629 0.0126796 53 83 -1 -1 -1 -1

‎vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_diff_mux_for_inc_dec_wires/config/golden_results.txt‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,3 @@
11
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time initial_placed_wirelength_est placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time initial_placed_CPD_est placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time ap_mem ap_time ap_full_legalizer_mem ap_full_legalizer_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time
2-
k6_N10_40nm.xml stereovision0.v common 72.53 vpr 246.70 MiB -1 -1 8.23 120932 5 28.98 -1 -1 65024 -1 -1 1352 169 -1 -1 success v8.0.0-12648-g259ceba57-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T12:34:13 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 252616 169 197 21117 21314 1 6509 1718 39 39 1521 clb auto 132.6 MiB 3.02 188600 47945 958223 329930 610922 17371 246.7 MiB 6.36 0.07 7.48908 3.85395 -15165.3 -3.85395 3.85395 3.42 0.0181451 0.0155648 1.86364 1.5515 -1 -1 -1 -1 36 61910 50 2.4642e+07 2.4336e+07 4.11737e+06 2707.01 12.81 6.8221 5.66675 115990 821377 -1 57410 21 30914 66833 2643745 477357 3.6821 3.6821 -15912.4 -3.6821 0 0 5.03985e+06 3313.51 0.18 1.66 0.40 -1 -1 0.18 1.17936 1.0401
3-
k6_N10_40nm_diff_switch_for_inc_dec_wires.xml stereovision0.v common 70.91 vpr 248.29 MiB -1 -1 7.52 121112 5 28.19 -1 -1 65024 -1 -1 1363 169 -1 -1 success v8.0.0-12648-g259ceba57-dirty release IPO VTR_ASSERT_LEVEL=2 Clang 18.1.3 on Linux-6.8.0-58-generic x86_64 2025-05-06T12:34:13 betzgrp-wintermute /home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks 254252 169 197 21117 21314 1 6565 1729 39 39 1521 clb auto 131.8 MiB 2.87 190099 51107 987164 353007 612737 21420 248.3 MiB 6.23 0.06 9.87654 3.59906 -14959.3 -3.59906 3.59906 3.27 0.0160602 0.0137781 1.82077 1.51774 -1 -1 -1 -1 38 67057 39 7.37824e+07 7.3459e+07 4.16760e+06 2740.04 13.11 6.23411 5.17893 119030 845795 -1 61286 30 33152 70295 2804113 519856 3.34587 3.34587 -15492.9 -3.34587 0 0 5.22668e+06 3436.35 0.18 1.99 0.42 -1 -1 0.18 1.42002 1.25013
2+
k6_N10_40nm.xml stereovision0.v common 56.80 vpr 262.38 MiB -1 -1 4.78 124120 5 14.93 -1 -1 69252 -1 -1 1378 169 -1 -1 success v8.0.0-12803-g53682df9f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.8.0-60-generic x86_64 2025-06-13T11:40:41 llavign1-OptiPlex-7070 /home/llavign1/Gits/vtr-clone/vtr_flow/tasks 268672 169 197 21353 21550 1 6641 1744 40 40 1600 clb auto 135.6 MiB 3.13 196542 49632 998579 348826 629739 20014 262.4 MiB 5.97 0.07 9.18492 4.17823 -16108.4 -4.17823 4.17823 2.84 0.0126732 0.010553 1.38908 1.1369 -1 -1 -1 -1 40 62686 43 2.5992e+07 2.4804e+07 4.69761e+06 2936.01 16.69 7.59565 6.30478 126844 962625 -1 59483 20 29424 63880 2562291 448912 4.36855 4.36855 -16884.5 -4.36855 0 0 5.88705e+06 3679.40 0.20 1.18 0.43 -1 -1 0.20 0.866729 0.776807
3+
k6_N10_40nm_diff_switch_for_inc_dec_wires.xml stereovision0.v common 56.28 vpr 241.62 MiB -1 -1 4.67 123360 5 14.39 -1 -1 69516 -1 -1 1395 169 -1 -1 success v8.0.0-12803-g53682df9f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.8.0-60-generic x86_64 2025-06-13T11:40:41 llavign1-OptiPlex-7070 /home/llavign1/Gits/vtr-clone/vtr_flow/tasks 247420 169 197 21353 21550 1 6728 1761 40 40 1600 clb auto 135.4 MiB 3.08 201893 52706 1032871 365463 646816 20592 241.2 MiB 6.21 0.06 8.95263 3.62361 -15063.3 -3.62361 3.62361 3.00 0.0121626 0.0100032 1.42449 1.16028 -1 -1 -1 -1 42 66494 39 7.78246e+07 7.51837e+07 4.73427e+06 2958.92 16.23 7.57973 6.24979 128444 955862 -1 63179 24 32153 72795 2778365 503801 3.42381 3.42381 -15716.6 -3.42381 0 0 5.90781e+06 3692.38 0.20 1.39 0.44 -1 -1 0.20 0.987378 0.877839

0 commit comments

Comments
 (0)