You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
<spanid="co-design"></span><h1>Hardware-software co-design<aclass="headerlink" href="#hardware-software-co-design" title="Link to this heading">¶</a></h1>
<p><spanclass="caption-number">Fig. 2 </span><spanclass="caption-text">Summary of software-hardware co-execution solutions.</span><aclass="headerlink" href="#id1" title="Link to this image">¶</a></p>
94
+
</figcaption>
95
+
</figure>
96
+
<divclass="admonition hint">
97
+
<pclass="admonition-title">Hint</p>
98
+
<p>Hooking functions/instructions in binary applications:</p>
<li><p><aclass="reference external" href="https://www.youtube.com/watch?v=_1yrxrl61o4">youtube: CFU Playground: Model-specific Acceleration on FPGAs - Timothy Callahan & Alan V. Green, Google</a></p></li>
<p><spanclass="caption-number">Fig. 3 </span><spanclass="caption-text"><aclass="reference external" href="https://github.com/dbhi/vboard">gh:dbhi/vboard</a>: virtual development board for HDL design.</span><aclass="headerlink" href="#id2" title="Link to this image">¶</a></p>
<spanid="control"></span><h1>Control system modelling in VHDL 2008<aclass="headerlink" href="#control-system-modelling-in-vhdl-2008" title="Link to this heading">¶</a></h1>
90
+
<ulclass="simple">
91
+
<li><p>From 64-bit floating-point to custom fixed-point.</p>
92
+
<ul>
93
+
<li><p><aclass="reference external" href="https://umarcor.github.io/osvb/notebook/fpconv">OSVB: fpconv</a>: data type exploration and visualization in arithmetic algorithms/circuits.</p></li>
94
+
</ul>
95
+
</li>
96
+
<li><p>From a single process to a spatial synthesizable design.</p>
97
+
<ul>
98
+
<li><p>Clocking schemes.</p></li>
99
+
</ul>
100
+
</li>
101
+
<li><p>Passing complex generics/parameters through <aclass="reference external" href="https://hdl.github.io/awesome/items/json-for-vhdl">JSON-for-VHDL</a>.</p></li>
102
+
<li><p>From an isolated core to a software-hardware partitioned design.</p>
103
+
<ul>
104
+
<li><p>Introduction to VUnit’s AXI <aclass="reference external" href="http://vunit.github.io/verification_components/user_guide.html">verification components</a>.</p></li>
105
+
<li><p>Direct cosimulation: VHDL and C/Python.</p></li>
0 commit comments