Skip to content

Commit ae1e197

Browse files
committed
Add contact channels and link to UltraRAM code
1 parent 01c639a commit ae1e197

File tree

1 file changed

+6
-4
lines changed

1 file changed

+6
-4
lines changed

README.md

+6-4
Original file line numberDiff line numberDiff line change
@@ -82,7 +82,7 @@ module modular_square_simple
8282
- **sq_out** - The result of the squaring operation. This should be fed back internally to sq_in for repeated squaring. It will be consumed externally at the clock edge trailing the valid signal pulse.
8383
- **valid** - A one cycle pulse indicating that sq_out is valid.
8484

85-
If you have requirements that go beyond this interface, such as loading precomputed values, contact us by email (hello@supranational.net) and we will work with you to determine the best path forward. We are very interested in seeing alternative approaches and algorithms.
85+
If you have requirements that go beyond this interface, such as loading precomputed values, contact us by email (hello@vdfalliance.org) and we will work with you to determine the best path forward. We are very interested in seeing alternative approaches and algorithms.
8686

8787
## Baseline models
8888

@@ -183,7 +183,7 @@ The following are some potential optimization paths.
183183
* Shorten the pipeline - we believe a 4-5 cycle pipeline is possible with this design
184184
* Lengthen the pipeline - insert more pipe stages, run with a faster clock
185185
* Change the partial product multiplier size. The DSPs are 26x17 bit multipliers and the modular squaring circuit supports using either by changing a define at the top.
186-
* This design uses lookup tables stored in BlockRAM for the reduction step. These are easy to change to distributed memory and there is support in the model to use UltraRAM. **TODO - point to a branch with this code**
186+
* This design uses lookup tables stored in BlockRAM for the reduction step. These are easy to change to distributed memory and there is support in the model to use UltraRAM. For an example using UltraRAM see https://github.com/supranational/vdf-fpga/tree/f72eb8c06eec94a09142f675cde8d1514fb72e60
187187
* Optimize the compression trees and accumulators to make the best use of FPGA LUTs and CARRY8 primitives.
188188
* Floorplan the design.
189189
* Use High Level Synthesis (HLS) or other techniques.
@@ -206,5 +206,7 @@ AWS online documentation:
206206
207207
## Questions?
208208
209-
Please reach out with any questions, comments, or feedback through **TODO - channels**
210-
209+
Please reach out with any questions, comments, or feedback through any of the following channels:
210+
- Message Board: https://vdfalliance.discourse.group/
211+
- Telegram: https://t.me/joinchat/FoVncxdnEPRGRvkt1OuQmQ
212+

0 commit comments

Comments
 (0)