We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
2 parents 9b6b48d + fd0ddb3 commit 8060f05Copy full SHA for 8060f05
Cargo.toml
@@ -22,7 +22,7 @@ license = "MIT/Apache-2.0"
22
name = "x86_64"
23
readme = "README.md"
24
repository = "https://github.com/rust-osdev/x86_64"
25
-version = "0.14.2"
+version = "0.14.3"
26
edition = "2018"
27
28
[dependencies]
Changelog.md
@@ -1,5 +1,7 @@
1
# Unreleased
2
3
+# 0.14.3 – 2021-05-14
4
+
5
- Make the following types aliases of the new `PortGeneric` type ([#248](https://github.com/rust-osdev/x86_64/pull/248)):
6
- `Port<T> = PortGeneric<T, ReadWriteAccess>`
7
- `PortReadOnly<T> = PortGeneric<T, ReadOnlyAccess>`
0 commit comments