2
2
//@ assembly-output: emit-asm
3
3
//@ compile-flags: --crate-type=lib -O -C target-cpu=x86-64-v4
4
4
//@ compile-flags: -C llvm-args=-x86-asm-syntax=intel
5
+ //@ revisions: llvm-pre-20 llvm-20
6
+ //@ [llvm-20] min-llvm-version: 20
7
+ //@ [llvm-pre-20] max-llvm-major-version: 19
5
8
6
9
#![ no_std]
7
10
#![ feature( bigint_helper_methods) ]
@@ -20,12 +23,16 @@ pub unsafe extern "sysv64" fn bigint_chain_carrying_add(
20
23
n : usize ,
21
24
mut carry : bool ,
22
25
) -> bool {
23
- // CHECK: mov [[TEMP:r..]], qword ptr [rsi + 8*[[IND:r..]] + 8]
24
- // CHECK: adc [[TEMP]], qword ptr [rdx + 8*[[IND]] + 8]
25
- // CHECK: mov qword ptr [rdi + 8*[[IND]] + 8], [[TEMP]]
26
- // CHECK: mov [[TEMP]], qword ptr [rsi + 8*[[IND]] + 16]
27
- // CHECK: adc [[TEMP]], qword ptr [rdx + 8*[[IND]] + 16]
28
- // CHECK: mov qword ptr [rdi + 8*[[IND]] + 16], [[TEMP]]
26
+ // llvm-pre-20: mov [[TEMP:r..]], qword ptr [rsi + 8*[[IND:r..]] + 8]
27
+ // llvm-pre-20: adc [[TEMP]], qword ptr [rdx + 8*[[IND]] + 8]
28
+ // llvm-pre-20: mov qword ptr [rdi + 8*[[IND]] + 8], [[TEMP]]
29
+ // llvm-pre-20: mov [[TEMP]], qword ptr [rsi + 8*[[IND]] + 16]
30
+ // llvm-pre-20: adc [[TEMP]], qword ptr [rdx + 8*[[IND]] + 16]
31
+ // llvm-pre-20: mov qword ptr [rdi + 8*[[IND]] + 16], [[TEMP]]
32
+ // llvm-20: adc [[TEMP:r..]], qword ptr [rdx + 8*[[IND:r..]]]
33
+ // llvm-20: mov qword ptr [rdi + 8*[[IND]]], [[TEMP]]
34
+ // llvm-20: mov [[TEMP]], qword ptr [rsi + 8*[[IND]] + 8]
35
+ // llvm-20: adc [[TEMP]], qword ptr [rdx + 8*[[IND]] + 8]
29
36
for i in 0 ..n {
30
37
( * dest. add ( i) , carry) = u64:: carrying_add ( * src1. add ( i) , * src2. add ( i) , carry) ;
31
38
}
0 commit comments