We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 7a292f3 commit 768df41Copy full SHA for 768df41
riscv-rt/src/asm.rs
@@ -33,6 +33,8 @@ cfg_global_asm!(
33
"// Provisional patch to avoid LLVM spurious errors when compiling in release mode.",
34
#[cfg(all(riscv32, riscvm))]
35
".attribute arch, \"rv32im\"",
36
+ #[cfg(all(riscv32, riscve))]
37
+ ".attribute arch, \"rv32e\"",
38
#[cfg(all(riscv64, riscvm, not(riscvg)))]
39
".attribute arch, \"rv64im\"",
40
#[cfg(all(riscv64, riscvg))]
0 commit comments