Skip to content

Commit cdb5565

Browse files
committed
chore: 🧹 Update changelog
1 parent 0a39fbd commit cdb5565

File tree

1 file changed

+23
-0
lines changed

1 file changed

+23
-0
lines changed

CHANGELOG.md

Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -13,6 +13,29 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
1313
### Changed
1414
### Removed
1515

16+
## [v10.0.0] - 2024-10-26
17+
18+
### Breaking
19+
20+
Major version bump due to tock-registers dependency - updated to 0.9 (#26)
21+
22+
### Added
23+
24+
- Add automatic release pipeline (#30)
25+
- Re-export `tock-registers::interfaces::ReadWriteable` (#23)
26+
27+
- Add register `CNTHP_CTL_EL2` (#24) - "Control register for the EL2 physical timer"
28+
- Add `EL3h` and `EL3t` fields to register `SPSR_EL3` (#28)
29+
- Add registers `CNTPOFF_EL2`, `CPTR_EL2`, `HPFAR_EL2`, `ICC_CTLR_EL1`, `ICC_SRE_EL2`, `ICH_AP0R_EL2`, `ICH_AP1R_EL2`, `ICH_HCR_EL2`, `ICH_LR_EL2`, `ICH_MISR_EL2`, `ICH_VMCR_EL2`, `ICH_VTR_EL2`, `ID_AA64AFR0_EL1`, `ID_AA64AFR1_EL1`, `ID_AA64DFR0_EL1`, `ID_AA64DFR1_EL1`, `ID_AA64ISAR1_EL1`, `ID_AA64PFR0_EL1`, `ID_AA64PFR1_EL1` (#27)
30+
- Add fields `TERR`, `TLOR`, `TSW`, `TACR`, `TIDCP`, `TID3`, `BSU`, `FB` to register `HCR_EL2` (#27)
31+
- Add fields to register `ICH_LR0_EL2` (#27)
32+
- Add field `EOS` to register `SCTLR_EL2` (#27)
33+
- Add fields `NSA` and `SL0` to register `VTCR_EL2` (#27)
34+
35+
### Fixed
36+
37+
- Fix writing ESL_EL1 with register bitfield instead of u64 (#27)
38+
1639
## [v9.4.0] - 2023-09-19
1740

1841
Minor version bump due to re-export of tock-registers dependency (#20)

0 commit comments

Comments
 (0)