File tree 2 files changed +5
-5
lines changed
2 files changed +5
-5
lines changed Original file line number Diff line number Diff line change @@ -101,10 +101,10 @@ logic serial_data;
101
101
logic start;
102
102
103
103
// continious transfer (no automatic data check implemented)
104
- // assign start = 1'b1;
104
+ assign start = 1'b1 ;
105
105
106
106
// random transfer (features automatic data check)
107
- assign start = ~ tx_busy && & RandomNumber1[11 : 8 ];
107
+ // assign start = ~tx_busy && &RandomNumber1[11:8];
108
108
109
109
uart_tx_shifter # (
110
110
.START_BITS ( `STB ),
Original file line number Diff line number Diff line change @@ -77,7 +77,7 @@ always_ff @(posedge clk) begin
77
77
if ( tx_start ) begin
78
78
// buffering input data
79
79
tx_data_buf[DATA_BITS - 1 : 0 ] <= tx_data[DATA_BITS - 1 : 0 ];
80
- state_cntr[7 : 0 ] <= START_BITS - 1 ;
80
+ state_cntr[7 : 0 ] <= START_BITS - 1'b1 ;
81
81
tx_state <= tx_state.next ();
82
82
end // tx_start
83
83
end // state_cntr
@@ -91,7 +91,7 @@ always_ff @(posedge clk) begin
91
91
state_cntr[7 : 0 ]-- ;
92
92
end else begin
93
93
// transition
94
- state_cntr[7 : 0 ] <= DATA_BITS - 1 ;
94
+ state_cntr[7 : 0 ] <= DATA_BITS - 1'b1 ;
95
95
tx_state <= tx_state.next ();
96
96
end // state_cntr
97
97
@@ -105,7 +105,7 @@ always_ff @(posedge clk) begin
105
105
state_cntr[7 : 0 ]-- ;
106
106
end else begin
107
107
// transition
108
- state_cntr[7 : 0 ] <= STOP_BITS - 1 ;
108
+ state_cntr[7 : 0 ] <= STOP_BITS - 1'b1 ;
109
109
tx_state <= tx_state.next ();
110
110
end // state_cntr
111
111
You can’t perform that action at this time.
0 commit comments