Skip to content

Commit be7cdab

Browse files
committed
Ignore case for VHDL
1 parent 3560160 commit be7cdab

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

hdlparse/vhdl_parser.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -142,7 +142,7 @@
142142
],
143143
}
144144

145-
VhdlLexer = MiniLexer(vhdl_tokens)
145+
VhdlLexer = MiniLexer(vhdl_tokens, flags=re.MULTILINE | re.IGNORECASE)
146146

147147

148148
class VhdlObject(object):

0 commit comments

Comments
 (0)