We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 82ce715 commit d335af0Copy full SHA for d335af0
synthesis/tests/BUILD
@@ -145,15 +145,15 @@ asap7_targets(
145
146
# ASAP7 7.5 track rev 27 4x scaled version
147
# FIXME: Enable the 4x scaled 7.5 track config.
148
-#asap7_targets(
149
-# name = "verilog_counter-asap7-sc7p5t_rev27_rvt_4x",
150
-# size = 2000,
151
-# has_gds = False, # No GDS for the 4x cells
152
-# rev = 27,
153
-# target = "verilog_counter",
154
-# tracks = "7p5t",
155
-# vt = "rvt_4x",
156
-#)
+asap7_targets(
+ name = "verilog_counter-asap7-sc7p5t_rev27_rvt_4x",
+ size = 2000,
+ has_gds = False, # No GDS for the 4x cells
+ rev = 27,
+ target = "verilog_counter",
+ tracks = "7p5t",
+ vt = "rvt_4x",
+)
157
158
# ASAP7 6 track rev 26
159
# FIXME: Enable the 6 track config.
0 commit comments