Skip to content

Commit 98f6e71

Browse files
authored
Merge pull request #8331 from diffblue/change-default-verbosity
change default verbosity to M_STATUS
2 parents f75a90a + fddfa12 commit 98f6e71

File tree

70 files changed

+71
-71
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

70 files changed

+71
-71
lines changed

regression/cbmc-concurrency/constant_prop1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc-incr-oneloop/alarm1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-standard-checks --incremental-loop main.0 --unwind-max 15
3+
--no-standard-checks --incremental-loop main.0 --unwind-max 15 --verbosity 8
44
activate-multi-line-match
55
^EXIT=0$
66
^SIGNAL=0$

regression/cbmc-incr-oneloop/alarm2/test-json-output.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--incremental-loop main.0 --unwind-min 5 --unwind-max 10 --json-ui
3+
--incremental-loop main.0 --unwind-min 5 --unwind-max 10 --json-ui --verbosity 8
44
^EXIT=10$
55
^SIGNAL=0$
66
"messageText": "VERIFICATION FAILED"

regression/cbmc-incr-oneloop/alarm2/test-xml-output.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--incremental-loop main.0 --unwind-min 5 --unwind-max 10 --xml-ui
3+
--incremental-loop main.0 --unwind-min 5 --unwind-max 10 --xml-ui --verbosity 8
44
^EXIT=10$
55
^SIGNAL=0$
66
<text>VERIFICATION FAILED</text>

regression/cbmc-incr-oneloop/alarm2/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--incremental-loop main.0 --unwind-min 5 --unwind-max 10
3+
--incremental-loop main.0 --unwind-min 5 --unwind-max 10 --verbosity 8
44
activate-multi-line-match
55
Current unwinding: 1
66
Incremental status: INCONCLUSIVE

regression/cbmc-incr-oneloop/minmaxunwind4/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-standard-checks --unwind-min 6 --unwind-max 8 --incremental-loop main.0 --ignore-properties-before-unwind-min
3+
--no-standard-checks --unwind-min 6 --unwind-max 8 --incremental-loop main.0 --ignore-properties-before-unwind-min --verbosity 8
44
^EXIT=10$
55
^SIGNAL=0$
66
^VERIFICATION FAILED$

regression/cbmc-incr-oneloop/multiple-asserts/test-no-cp.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
test.c
3-
--no-standard-checks --incremental-loop main.0 --no-propagation
3+
--no-standard-checks --incremental-loop main.0 --no-propagation --verbosity 8
44
activate-multi-line-match
55
Incremental status: INCONCLUSIVE\nCurrent unwinding: 2
66
Incremental status: INCONCLUSIVE\nCurrent unwinding: 6

regression/cbmc-incr-oneloop/multiple-asserts/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
test.c
3-
--incremental-loop main.0
3+
--incremental-loop main.0 --verbosity 8
44
activate-multi-line-match
55
Incremental status: INCONCLUSIVE\nCurrent unwinding: 2
66
Incremental status: INCONCLUSIVE\nCurrent unwinding: 6

regression/cbmc-incr-oneloop/unwind-more-loops1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-standard-checks --incremental-loop main.1 --unwind 2
3+
--no-standard-checks --incremental-loop main.1 --unwind 2 --verbosity 8
44
^EXIT=10$
55
^SIGNAL=0$
66
^VERIFICATION FAILED$

regression/cbmc-incr-oneloop/unwindset-more-loops1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-standard-checks --incremental-loop main.3 --unwindset main.1:2,main.2:8
3+
--no-standard-checks --incremental-loop main.3 --unwindset main.1:2,main.2:8 --verbosity 8
44
^EXIT=10$
55
^SIGNAL=0$
66
^VERIFICATION FAILED$

regression/cbmc-incr-oneloop/valid-asserts/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
test.c
3-
--incremental-loop main.0
3+
--incremental-loop main.0 --verbosity 8
44
activate-multi-line-match
55
Incremental status: INCONCLUSIVE\nCurrent unwinding: 2
66
Incremental status: INCONCLUSIVE\nCurrent unwinding: 10

regression/cbmc-library/memcpy-01/constant-propagation.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-standard-checks
3+
--no-standard-checks --verbosity 8
44
^Generated 1\d* VCC\(s\), 0 remaining after simplification$
55
^EXIT=0$
66
^SIGNAL=0$

regression/cbmc-library/memmove-01/constant.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
constant.c
3-
--no-standard-checks --unwind 17
3+
--no-standard-checks --unwind 17 --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc-shadow-memory/constchar-param1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--unwind 11
3+
--unwind 11 --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc-with-incr/Fixedbv4/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
FUTURE
22
main.c
3-
--fixedbv
3+
--fixedbv --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/Array_Propagation1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/BV_Arithmetic3/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
(Starting CEGAR Loop|^Generated 68 VCC\(s\), 0 remaining after simplification$)

regression/cbmc/Bool/bool5-full-slice.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
bool5.c
3-
--full-slice
3+
--full-slice --verbosity 8
44
Generated 10 VCC\(s\), 0 remaining after simplification
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/Bool/bool5.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
bool5.c
3-
3+
--verbosity 8
44
Generated 10 VCC\(s\), 0 remaining after simplification
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/Fixedbv4/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--unwind 8 --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/Float-equality2/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
(Starting CEGAR Loop|VCC\(s\), 0 remaining after simplification$)
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/Pointer_comparison5/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^Generated \d+ VCC\(s\), 1 remaining after simplification$
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/Struct_Propagation1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--unwind 5
3+
--unwind 5 --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/bounds_check2/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--retain-trivial-checks
3+
--retain-trivial-checks --verbosity 8
44
^Generated \d+ VCC\(s\), 0 remaining after simplification$
55
^\[main.array_bounds.1\] line 4 array 'A' (lower|upper) bound in A\[(\(signed (long (long )?)?int\))?1\]: SUCCESS$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/condition-propagation-1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
test.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/condition-propagation-2/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
test.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/condition-propagation-3/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
test.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/condition-propagation-4/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
test.c
3-
3+
--verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^VERIFICATION SUCCESSFUL$

regression/cbmc/constant_folding3/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^Generated 1 VCC\(s\), 0 remaining after simplification$
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/field-sensitivity14/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE no-new-smt
22
main.c
3-
3+
--verbosity 8
44
^Generated \d+ VCC\(s\), \d remaining after simplification$
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/gcc_builtin_sub_overflow/simplify.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
simplify.c
3-
3+
--verbosity 8
44
^Generated 2 VCC\(s\), 0 remaining after simplification$
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/json-interface1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
--json-interface
3-
< test.json
3+
--verbosity 8 < test.json
44
activate-multi-line-match
55
^EXIT=10$
66
^SIGNAL=0$

regression/cbmc/no-propagation/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-propagation
3+
--no-propagation --verbosity 8
44
Generated 1 VCC\(s\), 1 remaining after simplification
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/null8/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
Generated 1 VCC\(s\), 0 remaining after simplification
55
^EXIT=0$
66
^SIGNAL=0$

regression/cbmc/runtime-profiling/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-standard-checks
3+
--no-standard-checks --verbosity 8
44
^EXIT=0$
55
^SIGNAL=0$
66
^Runtime Symex:.*$

regression/cbmc/self_loops_to_assumptions1/default.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--unwind 1 --unwinding-assertions
3+
--unwind 1 --unwinding-assertions --verbosity 8
44
^replacing self-loop at file main.c line 3 function main by assume\(FALSE\)$
55
^no unwinding assertion will be generated for self-loop at file main.c line 3 function main$
66
^EXIT=0$

regression/cbmc/simplify-union/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--no-malloc-may-fail
3+
--no-malloc-may-fail --verbosity 8
44
^Generated 13 VCC\(s\), 0 remaining after simplification$
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/union13/no-arch.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--arch none --little-endian
3+
--arch none --little-endian --verbosity 8
44
(Starting CEGAR Loop|^Generated 1 VCC\(s\), 1 remaining after simplification$)
55
^EXIT=0$
66
^SIGNAL=0$

regression/cbmc/union18/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
3+
--verbosity 8
44
^Generated 1 VCC\(s\), 0 remaining after simplification$
55
^VERIFICATION SUCCESSFUL$
66
^EXIT=0$

regression/cbmc/unreachable-goto1/test-vccs.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE paths-lifo-expected-failure
22
test.c
3-
--show-vcc
3+
--show-vcc --verbosity 8
44
^Generated 1 VCC\(s\), 1 remaining after simplification$
55
^\{1\} false$
66
^EXIT=0$

regression/cbmc/unreachable-goto2/test-vccs.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE paths-lifo-expected-failure
22
test.c
3-
--show-vcc
3+
--show-vcc --verbosity 8
44
^Generated 1 VCC\(s\), 1 remaining after simplification$
55
^\{1\} goto_symex::\\guard#1$
66
^EXIT=0$

regression/cbmc/unreachable-goto3/test-vccs.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE paths-lifo-expected-failure
22
test.c
3-
--show-vcc
3+
--show-vcc --verbosity 8
44
^Generated 1 VCC\(s\), 1 remaining after simplification$
55
^\{1\} false$
66
^EXIT=0$

regression/cbmc/unreachable-goto4/test-vccs.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE paths-lifo-expected-failure
22
test.c
3-
--show-vcc
3+
--show-vcc --verbosity 8
44
^Generated 1 VCC\(s\), 1 remaining after simplification$
55
^\{1\} false$
66
^EXIT=0$

regression/cbmc/unreachable-goto5/test-vccs.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE paths-lifo-expected-failure
22
test.c
3-
--show-vcc
3+
--show-vcc --verbosity 8
44
^Generated 1 VCC\(s\), 1 remaining after simplification$
55
^\{1\} false$
66
^EXIT=0$

regression/cbmc/unreachable-goto6/test-vccs.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE paths-lifo-expected-failure
22
test.c
3-
--show-vcc
3+
--show-vcc --verbosity 8
44
^Generated 1 VCC\(s\), 1 remaining after simplification$
55
^\{1\} false$
66
^EXIT=0$

regression/cbmc/xml-interface1/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
--xml-interface
3-
< test.xml
3+
--verbosity 8 < test.xml
44
^EXIT=10$
55
^SIGNAL=0$
66
Not unwinding loop foo\.0 iteration 3 file main\.c line 5 function foo thread 0

regression/goto-analyzer/approx-const-fp-array-variable-const-fp-with-null/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--show-goto-functions --pointer-check
3+
--show-goto-functions --pointer-check --verbosity 8
44
^Removal of function pointers and virtual functions$
55
^\s*IF .*::fp = address_of\(f2\) THEN GOTO [0-9]$
66
^\s*IF .*::fp = address_of\(f3\) THEN GOTO [0-9]$

regression/goto-analyzer/no-match-array-literal-const-fp-null/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--show-goto-functions --pointer-check
3+
--show-goto-functions --pointer-check --verbosity 8
44
^Removal of function pointers and virtual functions$
55
^\s*ASSERT false // no candidates for dereferenced function pointer
66
^EXIT=0$

regression/goto-analyzer/no-match-const-fp-const-fp-null/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--show-goto-functions --pointer-check
3+
--show-goto-functions --pointer-check --verbosity 8
44
^Removal of function pointers and virtual functions$
55
^\s*ASSERT false // no candidates for dereferenced function pointer
66
^EXIT=0$

regression/goto-analyzer/no-match-const-fp-const-pointer-const-struct-const-fp-null/test.desc

+1-1
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
CORE
22
main.c
3-
--show-goto-functions --pointer-check
3+
--show-goto-functions --pointer-check --verbosity 8
44
^Removal of function pointers and virtual functions$
55
^\s*ASSERT false // dereferenced function pointer must be one of \[(f[1-9], ){8}f[1-9]\]$
66
replacing function pointer by 9 possible targets

0 commit comments

Comments
 (0)