Skip to content

Commit 47a7a07

Browse files
committed
rename module to better reflect its purpose
1 parent 44628f7 commit 47a7a07

File tree

2 files changed

+1
-1
lines changed

2 files changed

+1
-1
lines changed

library/alloc/src/vec/mod.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -108,7 +108,7 @@ use self::is_zero::IsZero;
108108
mod is_zero;
109109

110110
#[cfg(not(no_global_oom_handling))]
111-
mod source_iter_marker;
111+
mod in_place_collect;
112112

113113
mod partial_eq;
114114

0 commit comments

Comments
 (0)