You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/step4.md
+6
Original file line number
Diff line number
Diff line change
@@ -21,6 +21,7 @@
21
21
-[Test 3: Run a Vitis-AI Demo](#test-3-run-a-vitis-ai-demo)
22
22
-[Create the design](#create-the-design)
23
23
-[Run Application on Board](#run-application-on-board)
24
+
-[Known Issues](#known-issues)
24
25
-[Congratulations](#congratulations)
25
26
26
27
## Step 4: Test the Platform
@@ -473,6 +474,11 @@ This test will run a Vitis-AI test application in DPU-TRD to verify DPU function
473
474
474
475
</details>
475
476
477
+
#### Known Issues
478
+
479
+
1. The default setting of PMIC (irps5401) on ZCU104 can't afford DPU running on heavy loading. You may see crash or hang on heavy loading.
480
+
- Please refer to [DPU TRD Known issues](https://github.com/Xilinx/Vitis-AI/blob/master/dsa/DPU-TRD/prj/Vitis/README.md#553-known-issues) for more information. (Ref: [issue 101](https://github.com/Xilinx/Vitis-Tutorials/issues/101))
481
+
476
482
### Congratulations
477
483
478
484
We have completed creating a custom platform from scratch and verifying it with a simple vadd application and a relatively complex Vitis-AI use cases.
0 commit comments