Skip to content

Commit a17b9e1

Browse files
authored
PFM: add known issues (Xilinx#104)
1 parent f211940 commit a17b9e1

File tree

1 file changed

+6
-0
lines changed
  • Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104

1 file changed

+6
-0
lines changed

Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/step4.md

+6
Original file line numberDiff line numberDiff line change
@@ -21,6 +21,7 @@
2121
- [Test 3: Run a Vitis-AI Demo](#test-3-run-a-vitis-ai-demo)
2222
- [Create the design](#create-the-design)
2323
- [Run Application on Board](#run-application-on-board)
24+
- [Known Issues](#known-issues)
2425
- [Congratulations](#congratulations)
2526

2627
## Step 4: Test the Platform
@@ -473,6 +474,11 @@ This test will run a Vitis-AI test application in DPU-TRD to verify DPU function
473474

474475
</details>
475476

477+
#### Known Issues
478+
479+
1. The default setting of PMIC (irps5401) on ZCU104 can't afford DPU running on heavy loading. You may see crash or hang on heavy loading.
480+
- Please refer to [DPU TRD Known issues](https://github.com/Xilinx/Vitis-AI/blob/master/dsa/DPU-TRD/prj/Vitis/README.md#553-known-issues) for more information. (Ref: [issue 101](https://github.com/Xilinx/Vitis-Tutorials/issues/101))
481+
476482
### Congratulations
477483

478484
We have completed creating a custom platform from scratch and verifying it with a simple vadd application and a relatively complex Vitis-AI use cases.

0 commit comments

Comments
 (0)