Skip to content

Commit 22eb3c6

Browse files
committed
Enable building the LLVM Hexagon target
1 parent 27b00ec commit 22eb3c6

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/bootstrap/config.toml.example

+1-1
Original file line numberDiff line numberDiff line change
@@ -51,7 +51,7 @@
5151
# support. You'll need to write a target specification at least, and most
5252
# likely, teach rustc about the C ABI of the target. Get in touch with the
5353
# Rust team and file an issue if you need assistance in porting!
54-
#targets = "X86;ARM;AArch64;Mips;PowerPC;SystemZ;JSBackend;MSP430;Sparc;NVPTX"
54+
#targets = "X86;ARM;AArch64;Mips;PowerPC;SystemZ;JSBackend;MSP430;Sparc;NVPTX;Hexagon"
5555

5656
# Cap the number of parallel linker invocations when compiling LLVM.
5757
# This can be useful when building LLVM with debug info, which significantly

src/bootstrap/native.rs

+1-1
Original file line numberDiff line numberDiff line change
@@ -81,7 +81,7 @@ pub fn llvm(build: &Build, target: &str) {
8181
// NOTE: remember to also update `config.toml.example` when changing the defaults!
8282
let llvm_targets = match build.config.llvm_targets {
8383
Some(ref s) => s,
84-
None => "X86;ARM;AArch64;Mips;PowerPC;SystemZ;JSBackend;MSP430;Sparc;NVPTX",
84+
None => "X86;ARM;AArch64;Mips;PowerPC;SystemZ;JSBackend;MSP430;Sparc;NVPTX;Hexagon",
8585
};
8686

8787
let assertions = if build.config.llvm_assertions {"ON"} else {"OFF"};

0 commit comments

Comments
 (0)