Skip to content

Conversation

@ericastor
Copy link

We apply implicit conditional I/O (inheritance of I/O predicates from branches) to simplify the logic of ram_mux. In addition, we note that in the current mux logic, we only ever have pending requests for the active channel, so we eliminate an unnecessary state element.

While we're here, we also switch to using more explicit names.

We apply implicit conditional I/O (inheritance of I/O predicates from branches) to simplify the logic of ram_mux. In addition, we note that in the current mux logic, we only ever have pending requests for the active channel, so we eliminate an unnecessary state element.

While we're here, we also switch to using more explicit names.
@mgielda
Copy link
Member

mgielda commented May 28, 2025

Thanks @ericastor! Appreciate the refactor, will have the team look at this.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants