Skip to content

Latest commit

 

History

History
34 lines (23 loc) · 1.4 KB

File metadata and controls

34 lines (23 loc) · 1.4 KB

16 Bit Micro Processor Simulator

Description

A graphical replica of the Von- Neumann architecture. This code contains the implementation for Arithmetic Logic Unit and Central Processing Unit. The basic instruction set is shown below. The RAM (random access memory) module generates addresses from starting to end in a 2 segment format. The hard drive module works reading files from current directory.

Work-flow

A text file is read from current directory, the data is passed onto the ALU, which decodes relevant information and passes it onto the next module. The instruction set has been modified from the original x8086 assembler.

Arithmetic logic unit

alu

Central processing unit

cpu Instruction set

is

Final result

result

How to run

This software requires MASM611 or DOSBox to be installed on your system. For more information, please refer here