@@ -1013,7 +1013,7 @@ def IndexPackages(self):
10131013 def IndexArchitectures (self ):
10141014 for architectures in self ._architectures .values ():
10151015 for architecture in architectures .values ():
1016- architecture .IndexArchitecture ()
1016+ architecture .Index ()
10171017
10181018 def __str__ (self ):
10191019 return f"VHDL Library: '{ self .Identifier } '"
@@ -2853,12 +2853,12 @@ def Statements(self) -> List[SequentialStatement]:
28532853
28542854@export
28552855class Context (PrimaryUnit ):
2856- _references : List [Union [ LibraryClause , UseClause , ContextReference ] ]
2856+ _references : List [ContextUnion ]
28572857 _libraryReferences : List [LibraryClause ]
28582858 _packageReferences : List [UseClause ]
28592859 _contextReferences : List [ContextReference ]
28602860
2861- def __init__ (self , identifier : str , references : Iterable [Union [ LibraryClause , UseClause , ContextReference ] ] = None , documentation : str = None ):
2861+ def __init__ (self , identifier : str , references : Iterable [ContextUnion ] = None , documentation : str = None ):
28622862 super ().__init__ (identifier , documentation )
28632863
28642864 self ._references = []
@@ -3406,6 +3406,10 @@ def SelectExpression(self) -> ExpressionUnion:
34063406 def Cases (self ) -> List [GenerateCase ]:
34073407 return self ._cases
34083408
3409+ def Index (self ):
3410+ for case in self ._cases :
3411+ case .Index ()
3412+
34093413
34103414@export
34113415class ForGenerateStatement (GenerateStatement , ConcurrentDeclarations , ConcurrentStatements ):
0 commit comments