Skip to content

Commit 3f3b72e

Browse files
committed
Initial code commit after splitting pyVHDLModel from pyVHDLParser (v0.6.0).
1 parent 8444adc commit 3f3b72e

File tree

4 files changed

+1447
-0
lines changed

4 files changed

+1447
-0
lines changed

.editorconfig

+30
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,30 @@
1+
root = true
2+
3+
[*]
4+
charset = utf-8
5+
# end_of_line = lf
6+
insert_final_newline = true
7+
trim_trailing_whitespace = true
8+
indent_style = tab
9+
indent_size = 2
10+
tab_width = 2
11+
12+
13+
[*.py]
14+
indent_style = tab
15+
indent_size = 2
16+
17+
[*.{yml,yaml}]
18+
indent_style = space
19+
indent_size = 2
20+
21+
[*.{json,ini}]
22+
indent_style = tab
23+
indent_size = 2
24+
25+
[*.md]
26+
trim_trailing_whitespace = false
27+
28+
[*.rst]
29+
indent_style = space
30+
indent_size = 3

.gitignore

+19
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
# Python cache and object files
2+
__pycache__/
3+
*.py[cod]
4+
5+
# Python installation packages
6+
dist/
7+
8+
# Coverage.py
9+
.coverage
10+
.cov
11+
coverage.xml
12+
13+
# Sphinx
14+
doc/_build/
15+
doc/pyVHDLModel/**/*.*
16+
!doc/pyVHDLModel/index.rst
17+
18+
# IntelliJ project files
19+
/.idea/workspace.xml

0 commit comments

Comments
 (0)