We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 9526ad6 + 36ceead commit 08b1170Copy full SHA for 08b1170
plat/arm/board/fvp/fvp_cpu_pwr.c
@@ -20,8 +20,8 @@
20
21
bool check_cpupwrctrl_el1_is_available(void)
22
{
23
- /* Poupulate list of CPU midr that doesn't support CPUPWRCTL_EL1 */
24
- const unsigned int midr_no_cpupwrctl[] = {
+ /* Populate list of CPU midr that doesn't support CPUPWRCTL_EL1 */
+ static const unsigned int midr_no_cpupwrctl[] = {
25
BASE_AEM_MIDR,
26
CORTEX_A35_MIDR,
27
CORTEX_A53_MIDR,
0 commit comments