Skip to content

Commit d5472d7

Browse files
authored
Merge pull request #23 from psychogenic/v2.0-dev
Clean out cocotb micropython implementation
2 parents d25b609 + 57f6079 commit d5472d7

File tree

34 files changed

+62
-2057
lines changed

34 files changed

+62
-2057
lines changed

.github/workflows/release.yml

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,6 +24,11 @@ jobs:
2424
with:
2525
python-version: '3.10'
2626
cache: 'pip'
27+
28+
- name: Move ucocotb
29+
run: |
30+
cp -r $GITHUB_WORKSPACE/sdk/microcotb/src/microcotb $GITHUB_WORKSPACE/sdk/src
31+
ls $GITHUB_WORKSPACE/sdk/src
2732
2833
- name: Get shuttle indices
2934
run: |

.gitmodules

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,3 @@
1+
[submodule "microcotb"]
2+
path = microcotb
3+
url = https://github.com/psychogenic/microcotb.git

bin/release.sh

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -75,6 +75,8 @@ touch $BUILDDIR/release_v$VERSION
7575

7676
echo "Including SDK from $SRCDIR"
7777
cp -Ra $SRCDIR/* $BUILDDIR
78+
echo "Including microcotb"
79+
cp -Ra $SRCDIR/../microcotb/src/microcotb $BUILDDIR
7880
for pcd in `find $BUILDDIR -type d -name "__pycache__"`
7981
do
8082
echo "cleaning up $pcd"

microcotb

Submodule microcotb added at 8dc2404

src/examples/tt_um_factory_test/tt_um_factory_test.py

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -8,10 +8,10 @@
88
import math
99
import gc
1010
from ttboard.demoboard import DemoBoard
11-
from ttboard.cocotb.clock import Clock
12-
from ttboard.cocotb.triggers import RisingEdge, FallingEdge, ClockCycles, Timer
13-
import ttboard.cocotb as cocotb
14-
from ttboard.cocotb.utils import get_sim_time
11+
from microcotb.clock import Clock
12+
from microcotb.triggers import RisingEdge, FallingEdge, ClockCycles, Timer
13+
import microcotb as cocotb
14+
from microcotb.utils import get_sim_time
1515

1616

1717
@cocotb.test()

src/examples/tt_um_psychogenic_neptuneproportional/tt_um_psychogenic_neptuneproportional.py

Lines changed: 3 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -8,13 +8,9 @@
88
import gc
99
from ttboard.demoboard import DemoBoard
1010
gc.collect()
11-
print(f'mf tb: {gc.mem_free()}')
12-
from ttboard.cocotb.clock import Clock
13-
print(f'mf tb: {gc.mem_free()}')
14-
from ttboard.cocotb.triggers import Timer, ClockCycles # RisingEdge, FallingEdge, Timer, ClockCycles
15-
16-
print(f'mf tb: {gc.mem_free()}')
17-
import ttboard.cocotb as cocotb
11+
from microcotb.clock import Clock
12+
from microcotb.triggers import Timer, ClockCycles # RisingEdge, FallingEdge, Timer, ClockCycles
13+
import microcotb as cocotb
1814

1915
displayNotes = {
2016
'NA': 0b00000010, # -

src/examples/tt_um_psychogenic_shaman/tb.py

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -11,10 +11,10 @@
1111
@copyright: Copyright (C) 2023 Pat Deegan, https://psychogenic.com
1212
'''
1313

14-
from ttboard.cocotb.utils import get_sim_time
15-
import ttboard.cocotb as cocotb
16-
from ttboard.cocotb.clock import Clock
17-
from ttboard.cocotb.triggers import ClockCycles # RisingEdge, FallingEdge, Timer,
14+
from microcotb.utils import get_sim_time
15+
import microcotb as cocotb
16+
from microcotb.clock import Clock
17+
from microcotb.triggers import ClockCycles # RisingEdge, FallingEdge, Timer,
1818
import hashlib
1919
import random
2020

src/examples/tt_um_rejunity_sn76489/tt_um_rejunity_sn76489.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -26,9 +26,9 @@
2626
# await set_noise(dut, white=True, divider=512)
2727
# await write(dut, data=1111_0000) # write data directly on the data bus of the chip, holds /WE low
2828

29-
import ttboard.cocotb as cocotb
30-
from ttboard.cocotb.clock import Clock
31-
from ttboard.cocotb.triggers import RisingEdge, FallingEdge, Timer, ClockCycles
29+
import microcotb as cocotb
30+
from microcotb.clock import Clock
31+
from microcotb.triggers import RisingEdge, FallingEdge, Timer, ClockCycles
3232

3333
# MASTER_CLOCK = 3_579_545 # NTSC frequency of SN as used in Sega Master System, 0xFE = 440 Hz
3434
# MASTER_CLOCK = 3_546_895 # PAL ---- // ----

src/examples/tt_um_rgbled_decoder/tt_um_rgbled_decoder.py

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -21,10 +21,10 @@
2121
# See the License for the specific language governing permissions and
2222
# limitations under the License.
2323

24-
import ttboard.cocotb as cocotb
25-
from ttboard.cocotb.clock import Clock
26-
from ttboard.cocotb.triggers import RisingEdge, FallingEdge, Timer, ClockCycles
27-
from ttboard.cocotb.utils import get_sim_time
24+
import microcotb as cocotb
25+
from microcotb.clock import Clock
26+
from microcotb.triggers import RisingEdge, FallingEdge, Timer, ClockCycles
27+
from microcotb.utils import get_sim_time
2828

2929
def time_delta_not(cond:str):
3030
return f'sim time delta not {cond}'
@@ -169,18 +169,18 @@ async def test_rgbled(dut):
169169

170170

171171
from ttboard.demoboard import DemoBoard
172-
import ttboard.cocotb.dut
173-
from ttboard.cocotb.dut import Wire
172+
import ttboard.cocotb.dut as basedut
173+
from microcotb.dut import Wire
174174

175-
class RGBLED(ttboard.cocotb.dut.DUT):
175+
class RGBLED(basedut.DUT):
176176
def __init__(self, data:Wire, data_rdy:Wire):
177177
super().__init__('RGBLED')
178178
self.data = data
179179
self.data_rdy = data_rdy
180180
self.led = self.new_slice_attribute(self.tt.uo_out, 0)
181181
self.nreset = self.rst_n
182182

183-
class TBSPI(ttboard.cocotb.dut.DUT):
183+
class TBSPI(basedut.DUT):
184184

185185
def __init__(self, data:Wire, data_rdy:Wire):
186186
super().__init__('SPI')
@@ -191,7 +191,7 @@ def __init__(self, data:Wire, data_rdy:Wire):
191191
self.sclk = self.new_bit_attribute(self.tt.ui_in, 1)
192192
self.nsel = self.new_bit_attribute(self.tt.ui_in, 2)
193193

194-
class DUT(ttboard.cocotb.dut.DUT):
194+
class DUT(basedut.DUT):
195195
def __init__(self):
196196
super().__init__('RGBDUT')
197197
self.data = Wire()

src/main.py

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -129,6 +129,7 @@ def stopClocking():
129129
print(tt)
130130
print()
131131

132+
132133
print(f"tt.sdk_version={tt.version}")
133134

134135
# to run tests easily import a module of interest, as below, and then

0 commit comments

Comments
 (0)