Add the travis-c.com badge.

Author: shtaxxx

README.md

@@ -2,6 +2,7 @@ Pyverilog
 ==============================
 
 [![CI](https://github.com/PyHDI/Pyverilog/actions/workflows/main.yml/badge.svg)](https://github.com/PyHDI/Pyverilog/actions/workflows/main.yml)
+[![Build Status](https://www.travis-ci.com/PyHDI/Pyverilog.svg?branch=develop)](https://www.travis-ci.com/PyHDI/Pyverilog)
 
 Python-based Hardware Design Processing Toolkit for Verilog HDL