Skip to content

Commit e2e5b64

Browse files
1tnguyencuMikeBrown
andauthoredMar 1, 2025··
Update docs for nvidia target fuse settings (#2660)
* Bump mgpu sha and update docs Signed-off-by: Thien Nguyen <[email protected]> * Edit the doc for default fuse values Signed-off-by: Thien Nguyen <[email protected]> Co-authored-by: W. Michael Brown <[email protected]> * Fix spell check Signed-off-by: Thien Nguyen <[email protected]> * Fix new line Signed-off-by: Thien Nguyen <[email protected]> --------- Signed-off-by: Thien Nguyen <[email protected]> Signed-off-by: Thien Nguyen <[email protected]> Co-authored-by: W. Michael Brown <[email protected]>
1 parent ea54a6f commit e2e5b64

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed
 

‎docs/sphinx/using/backends/sims/svsims.rst

+2-2
Original file line numberDiff line numberDiff line change
@@ -107,7 +107,7 @@ setting the target. It is worth drawing attention to gate fusion, a powerful too
107107
- Description
108108
* - ``CUDAQ_FUSION_MAX_QUBITS``
109109
- positive integer
110-
- The max number of qubits used for gate fusion. The default value is `4`.
110+
- The max number of qubits used for gate fusion. The default value depends on `GPU Compute Capability <https://developer.nvidia.com/cuda-gpus>`__ (CC) and the floating point precision selected for the simulator. Specifically, for CC 8.0, 9.0, and 10.0 the defaults are `4`, `5`, and `5` for `FP32`. For `FP64` the corresponding defaults are `5`, `6`, and `4`. For all other CC, the default is `4` for both precision modes.
111111
* - ``CUDAQ_FUSION_DIAGONAL_GATE_MAX_QUBITS``
112112
- integer greater than or equal to -1
113113
- The max number of qubits used for diagonal gate fusion. The default value is set to `-1` and the fusion size will be automatically adjusted for the better performance. If 0, the gate fusion for diagonal gates is disabled.
@@ -232,7 +232,7 @@ prior to setting the target.
232232
- The qubit count threshold where state vector distribution is activated. Below this threshold, simulation is performed as independent (non-distributed) tasks across all MPI processes for optimal performance. Default is 25.
233233
* - ``CUDAQ_MGPU_FUSE``
234234
- positive integer
235-
- The max number of qubits used for gate fusion. The default value is `6` if there are more than one MPI processes or `4` otherwise.
235+
- The max number of qubits used for gate fusion. The default value depends on `GPU Compute Capability <https://developer.nvidia.com/cuda-gpus>`__ (CC) and the floating point precision selected for the simulator. Specifically, for CC 8.0, 9.0, and 10.0 the defaults are `4`, `5`, and `5` for `FP32`. For `FP64` the corresponding defaults are `5`, `6`, and `4`. For all other CC, the default is `4` for both precision modes.
236236
* - ``CUDAQ_MGPU_P2P_DEVICE_BITS``
237237
- positive integer
238238
- Specify the number of GPUs that can communicate by using GPUDirect P2P. Default value is 0 (P2P communication is disabled).

0 commit comments

Comments
 (0)
Please sign in to comment.