Skip to content

Investigate common plane timestep calc test #109

@ebchin

Description

@ebchin

A sign error in setting dt1 in the common plane GPU port was not caught in the testing. Verify tests are checking this and whether the check makes sense.

See #86 (comment)

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions