-
Notifications
You must be signed in to change notification settings - Fork 4
/
Copy pathZen5_Demo_AVX512.asm
1961 lines (1682 loc) · 67 KB
/
Zen5_Demo_AVX512.asm
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
INCLUDE InstLatX64_PortMacros.h
INCLUDE InstLatX64_LatMacros.h
data SEGMENT PAGE
memop0 dq 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
memop1 dq 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
memop2 dq 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
memop3 dq 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
data ENDS
.code
test_m macro FUNC, M1, M2, INST, DOMAINSTART, DOMAINEND, R1, R2
LOCAL looptest
FUNC proc
push r15
push r14
push r13
push r12
push rbx
push rsi
push rdi
vzeroupper
mov eax, 0f0f0ccaah
kmovw k1, eax
xor eax, eax
cpuid
rdtscp
shl rdx, 32
or rax, rdx
mov rsi, rax
mov r15, 100000
align 16
looptest:
REPEAT R1
M1
endm
REPEAT R2
M2 INST, DOMAINSTART, DOMAINEND
endm
sub r15, 1
jnz looptest
xor eax, eax
cpuid
rdtscp
shl rdx, 32
or rax, rdx
sub rax, rsi
pop rdi
pop rsi
pop rbx
pop r12
pop r13
pop r14
pop r15
ret
FUNC endp
endm
zen5_wrap macro INST, OPERANDS, R1, R2
;test_m FUNC, M1, M2, INST, DOMAINSTART, DOMAINEND, R1, R2
test_m Zen5_&INST&_&OPERANDS&_lat, InstLatX64_empty_port, InstLatX64_&OPERANDS&_lat, INST, 0, 0, 1, 1
test_m Zen5_&INST&_&OPERANDS&_tp, InstLatX64_empty_port, InstLatX64_&OPERANDS&_port, INST, 0, 0, 1, 1
endm
zen5_wrap vmovaps, evex_xmm2xmm, 1, 1
zen5_wrap vmovaps, evex_ymm2ymm, 1, 1
zen5_wrap vmovaps, zmm2zmm, 1, 1
zen5_wrap vmovapd, evex_xmm2xmm, 1, 1
zen5_wrap vmovapd, evex_ymm2ymm, 1, 1
zen5_wrap vmovapd, zmm2zmm, 1, 1
zen5_wrap vmovups, evex_xmm2xmm, 1, 1
zen5_wrap vmovups, evex_ymm2ymm, 1, 1
zen5_wrap vmovups, zmm2zmm, 1, 1
zen5_wrap vmovupd, evex_xmm2xmm, 1, 1
zen5_wrap vmovupd, evex_ymm2ymm, 1, 1
zen5_wrap vmovupd, zmm2zmm, 1, 1
zen5_wrap vmovdqa32, xmm2xmm, 1, 1
zen5_wrap vmovdqa32, ymm2ymm, 1, 1
zen5_wrap vmovdqa32, zmm2zmm, 1, 1
zen5_wrap vmovdqa64, xmm2xmm, 1, 1
zen5_wrap vmovdqa64, ymm2ymm, 1, 1
zen5_wrap vmovdqa64, zmm2zmm, 1, 1
zen5_wrap vmovdqu8, xmm2xmm, 1, 1
zen5_wrap vmovdqu8, ymm2ymm, 1, 1
zen5_wrap vmovdqu8, zmm2zmm, 1, 1
zen5_wrap vmovdqu16, xmm2xmm, 1, 1
zen5_wrap vmovdqu16, ymm2ymm, 1, 1
zen5_wrap vmovdqu16, zmm2zmm, 1, 1
zen5_wrap vmovdqu32, xmm2xmm, 1, 1
zen5_wrap vmovdqu32, ymm2ymm, 1, 1
zen5_wrap vmovdqu32, zmm2zmm, 1, 1
zen5_wrap vmovdqu64, xmm2xmm, 1, 1
zen5_wrap vmovdqu64, ymm2ymm, 1, 1
zen5_wrap vmovdqu64, zmm2zmm, 1, 1
zen5_wrap vmovaps, xmm2kxmm, 1, 1
zen5_wrap vmovaps, ymm2kymm, 1, 1
zen5_wrap vmovaps, zmm2kzmm, 1, 1
zen5_wrap vmovapd, xmm2kxmm, 1, 1
zen5_wrap vmovapd, ymm2kymm, 1, 1
zen5_wrap vmovapd, zmm2kzmm, 1, 1
zen5_wrap vmovups, xmm2kxmm, 1, 1
zen5_wrap vmovups, ymm2kymm, 1, 1
zen5_wrap vmovups, zmm2kzmm, 1, 1
zen5_wrap vmovupd, xmm2kxmm, 1, 1
zen5_wrap vmovupd, ymm2kymm, 1, 1
zen5_wrap vmovupd, zmm2kzmm, 1, 1
zen5_wrap vmovdqa32, xmm2kxmm, 1, 1
zen5_wrap vmovdqa32, ymm2kymm, 1, 1
zen5_wrap vmovdqa32, zmm2kzmm, 1, 1
zen5_wrap vmovdqa64, xmm2kxmm, 1, 1
zen5_wrap vmovdqa64, ymm2kymm, 1, 1
zen5_wrap vmovdqa64, zmm2kzmm, 1, 1
zen5_wrap vmovdqu8, xmm2kxmm, 1, 1
zen5_wrap vmovdqu8, ymm2kymm, 1, 1
zen5_wrap vmovdqu8, zmm2kzmm, 1, 1
zen5_wrap vmovdqu16, xmm2kxmm, 1, 1
zen5_wrap vmovdqu16, ymm2kymm, 1, 1
zen5_wrap vmovdqu16, zmm2kzmm, 1, 1
zen5_wrap vmovdqu32, xmm2kxmm, 1, 1
zen5_wrap vmovdqu32, ymm2kymm, 1, 1
zen5_wrap vmovdqu32, zmm2kzmm, 1, 1
zen5_wrap vmovdqu64, xmm2kxmm, 1, 1
zen5_wrap vmovdqu64, ymm2kymm, 1, 1
zen5_wrap vmovdqu64, zmm2kzmm, 1, 1
zen5_wrap vmovaps, xmm2zkxmm, 1, 1
zen5_wrap vmovaps, ymm2zkymm, 1, 1
zen5_wrap vmovaps, zmm2zkzmm, 1, 1
zen5_wrap vmovapd, xmm2zkxmm, 1, 1
zen5_wrap vmovapd, ymm2zkymm, 1, 1
zen5_wrap vmovapd, zmm2zkzmm, 1, 1
zen5_wrap vmovups, xmm2zkxmm, 1, 1
zen5_wrap vmovups, ymm2zkymm, 1, 1
zen5_wrap vmovups, zmm2zkzmm, 1, 1
zen5_wrap vmovupd, xmm2zkxmm, 1, 1
zen5_wrap vmovupd, ymm2zkymm, 1, 1
zen5_wrap vmovupd, zmm2zkzmm, 1, 1
zen5_wrap vmovdqa32, xmm2zkxmm, 1, 1
zen5_wrap vmovdqa32, ymm2zkymm, 1, 1
zen5_wrap vmovdqa32, zmm2zkzmm, 1, 1
zen5_wrap vmovdqa64, xmm2zkxmm, 1, 1
zen5_wrap vmovdqa64, ymm2zkymm, 1, 1
zen5_wrap vmovdqa64, zmm2zkzmm, 1, 1
zen5_wrap vmovdqu8, xmm2zkxmm, 1, 1
zen5_wrap vmovdqu8, ymm2zkymm, 1, 1
zen5_wrap vmovdqu8, zmm2zkzmm, 1, 1
zen5_wrap vmovdqu16, xmm2zkxmm, 1, 1
zen5_wrap vmovdqu16, ymm2zkymm, 1, 1
zen5_wrap vmovdqu16, zmm2zkzmm, 1, 1
zen5_wrap vmovdqu32, xmm2zkxmm, 1, 1
zen5_wrap vmovdqu32, ymm2zkymm, 1, 1
zen5_wrap vmovdqu32, zmm2zkzmm, 1, 1
zen5_wrap vmovdqu64, xmm2zkxmm, 1, 1
zen5_wrap vmovdqu64, ymm2zkymm, 1, 1
zen5_wrap vmovdqu64, zmm2zkzmm, 1, 1
zen5_wrap vpblendmb, 2xmm2xmm, 1, 4
zen5_wrap vpblendmb, 2ymm2ymm, 1, 4
zen5_wrap vpblendmb, 2zmm2zmm, 1, 2
zen5_wrap vpblendmw, 2xmm2xmm, 1, 4
zen5_wrap vpblendmw, 2ymm2ymm, 1, 4
zen5_wrap vpblendmw, 2zmm2zmm, 1, 2
zen5_wrap vpblendmd, 2xmm2xmm, 1, 4
zen5_wrap vpblendmd, 2ymm2ymm, 1, 4
zen5_wrap vpblendmd, 2zmm2zmm, 1, 2
zen5_wrap vpblendmq, 2xmm2xmm, 1, 4
zen5_wrap vpblendmq, 2ymm2ymm, 1, 4
zen5_wrap vpblendmq, 2zmm2zmm, 1, 2
zen5_wrap vpblendmb, 2xmm2kxmm, 1, 4
zen5_wrap vpblendmb, 2ymm2kymm, 1, 4
zen5_wrap vpblendmb, 2zmm2kzmm, 1, 2
zen5_wrap vpblendmw, 2xmm2kxmm, 1, 4
zen5_wrap vpblendmw, 2ymm2kymm, 1, 4
zen5_wrap vpblendmw, 2zmm2kzmm, 1, 2
zen5_wrap vpblendmd, 2xmm2kxmm, 1, 4
zen5_wrap vpblendmd, 2ymm2kymm, 1, 4
zen5_wrap vpblendmd, 2zmm2kzmm, 1, 2
zen5_wrap vpblendmq, 2xmm2kxmm, 1, 4
zen5_wrap vpblendmq, 2ymm2kymm, 1, 4
zen5_wrap vpblendmq, 2zmm2kzmm, 1, 2
zen5_wrap vpblendmb, 2xmm2zkxmm, 1, 4
zen5_wrap vpblendmb, 2ymm2zkymm, 1, 4
zen5_wrap vpblendmb, 2zmm2zkzmm, 1, 2
zen5_wrap vpblendmw, 2xmm2zkxmm, 1, 4
zen5_wrap vpblendmw, 2ymm2zkymm, 1, 4
zen5_wrap vpblendmw, 2zmm2zkzmm, 1, 2
zen5_wrap vpblendmd, 2xmm2zkxmm, 1, 4
zen5_wrap vpblendmd, 2ymm2zkymm, 1, 4
zen5_wrap vpblendmd, 2zmm2zkzmm, 1, 2
zen5_wrap vpblendmq, 2xmm2zkxmm, 1, 4
zen5_wrap vpblendmq, 2ymm2zkymm, 1, 4
zen5_wrap vpblendmq, 2zmm2zkzmm, 1, 2
zen5_wrap vpaddb, evex_2xmm2xmm, 1, 4
zen5_wrap vpaddb, evex_2ymm2ymm, 1, 4
zen5_wrap vpaddb, 2zmm2zmm, 1, 2
zen5_wrap vpaddw, evex_2xmm2xmm, 1, 4
zen5_wrap vpaddw, evex_2ymm2ymm, 1, 4
zen5_wrap vpaddw, 2zmm2zmm, 1, 2
zen5_wrap vpaddd, evex_2xmm2xmm, 1, 4
zen5_wrap vpaddd, evex_2ymm2ymm, 1, 4
zen5_wrap vpaddd, 2zmm2zmm, 1, 2
zen5_wrap vpaddq, evex_2xmm2xmm, 1, 4
zen5_wrap vpaddq, evex_2ymm2ymm, 1, 4
zen5_wrap vpaddq, 2zmm2zmm, 1, 2
zen5_wrap vpaddb, 2xmm2kxmm, 1, 4
zen5_wrap vpaddb, 2ymm2kymm, 1, 4
zen5_wrap vpaddb, 2zmm2kzmm, 1, 2
zen5_wrap vpaddw, 2xmm2kxmm, 1, 4
zen5_wrap vpaddw, 2ymm2kymm, 1, 4
zen5_wrap vpaddw, 2zmm2kzmm, 1, 2
zen5_wrap vpaddd, 2xmm2kxmm, 1, 4
zen5_wrap vpaddd, 2ymm2kymm, 1, 4
zen5_wrap vpaddd, 2zmm2kzmm, 1, 2
zen5_wrap vpaddq, 2xmm2kxmm, 1, 4
zen5_wrap vpaddq, 2ymm2kymm, 1, 4
zen5_wrap vpaddq, 2zmm2kzmm, 1, 2
zen5_wrap vpaddb, 2xmm2zkxmm, 1, 4
zen5_wrap vpaddb, 2ymm2zkymm, 1, 4
zen5_wrap vpaddb, 2zmm2zkzmm, 1, 2
zen5_wrap vpaddw, 2xmm2zkxmm, 1, 4
zen5_wrap vpaddw, 2ymm2zkymm, 1, 4
zen5_wrap vpaddw, 2zmm2zkzmm, 1, 2
zen5_wrap vpaddd, 2xmm2zkxmm, 1, 4
zen5_wrap vpaddd, 2ymm2zkymm, 1, 4
zen5_wrap vpaddd, 2zmm2zkzmm, 1, 2
zen5_wrap vpaddq, 2xmm2zkxmm, 1, 4
zen5_wrap vpaddq, 2ymm2zkymm, 1, 4
zen5_wrap vpaddq, 2zmm2zkzmm, 1, 2
zen5_wrap vpsubb, 2xmm2kxmm, 1, 4
zen5_wrap vpsubb, 2ymm2kymm, 1, 4
zen5_wrap vpsubb, 2zmm2kzmm, 1, 2
zen5_wrap vpsubw, 2xmm2kxmm, 1, 4
zen5_wrap vpsubw, 2ymm2kymm, 1, 4
zen5_wrap vpsubw, 2zmm2kzmm, 1, 2
zen5_wrap vpsubd, 2xmm2kxmm, 1, 4
zen5_wrap vpsubd, 2ymm2kymm, 1, 4
zen5_wrap vpsubd, 2zmm2kzmm, 1, 2
zen5_wrap vpsubq, 2xmm2kxmm, 1, 4
zen5_wrap vpsubq, 2ymm2kymm, 1, 4
zen5_wrap vpsubq, 2zmm2kzmm, 1, 2
zen5_wrap vpsubb, 2xmm2zkxmm, 1, 4
zen5_wrap vpsubb, 2ymm2zkymm, 1, 4
zen5_wrap vpsubb, 2zmm2zkzmm, 1, 2
zen5_wrap vpsubw, 2xmm2zkxmm, 1, 4
zen5_wrap vpsubw, 2ymm2zkymm, 1, 4
zen5_wrap vpsubw, 2zmm2zkzmm, 1, 2
zen5_wrap vpsubd, 2xmm2zkxmm, 1, 4
zen5_wrap vpsubd, 2ymm2zkymm, 1, 4
zen5_wrap vpsubd, 2zmm2zkzmm, 1, 2
zen5_wrap vpsubq, 2xmm2zkxmm, 1, 4
zen5_wrap vpsubq, 2ymm2zkymm, 1, 4
zen5_wrap vpsubq, 2zmm2zkzmm, 1, 2
zen5_wrap vpaddsb, evex_2xmm2xmm, 1, 2
zen5_wrap vpaddsb, evex_2ymm2ymm, 1, 2
zen5_wrap vpaddsb, 2zmm2zmm, 1, 1
zen5_wrap vpaddsw, evex_2xmm2xmm, 1, 2
zen5_wrap vpaddsw, evex_2ymm2ymm, 1, 2
zen5_wrap vpaddsw, 2zmm2zmm, 1, 1
zen5_wrap vpaddusb, evex_2xmm2xmm, 1, 2
zen5_wrap vpaddusb, evex_2ymm2ymm, 1, 2
zen5_wrap vpaddusb, 2zmm2zmm, 1, 1
zen5_wrap vpaddusw, evex_2xmm2xmm, 1, 2
zen5_wrap vpaddusw, evex_2ymm2ymm, 1, 2
zen5_wrap vpaddusw, 2zmm2zmm, 1, 1
zen5_wrap vpsubsb, evex_2xmm2xmm, 1, 2
zen5_wrap vpsubsb, evex_2ymm2ymm, 1, 2
zen5_wrap vpsubsb, 2zmm2zmm, 1, 1
zen5_wrap vpsubsw, evex_2xmm2xmm, 1, 2
zen5_wrap vpsubsw, evex_2ymm2ymm, 1, 2
zen5_wrap vpsubsw, 2zmm2zmm, 1, 1
zen5_wrap vpsubusb, evex_2xmm2xmm, 1, 2
zen5_wrap vpsubusb, evex_2ymm2ymm, 1, 2
zen5_wrap vpsubusb, 2zmm2zmm, 1, 1
zen5_wrap vpsubusw, evex_2xmm2xmm, 1, 2
zen5_wrap vpsubusw, evex_2ymm2ymm, 1, 2
zen5_wrap vpsubusw, 2zmm2zmm, 1, 1
zen5_wrap vpandnd, evex_2xmm2xmm, 1, 4
zen5_wrap vpandnd, evex_2ymm2ymm, 1, 4
zen5_wrap vpandnd, 2zmm2zmm, 1, 2
zen5_wrap vpandnq, evex_2xmm2xmm, 1, 4
zen5_wrap vpandnq, evex_2ymm2ymm, 1, 4
zen5_wrap vpandnq, 2zmm2zmm, 1, 2
zen5_wrap vpandd, evex_2xmm2xmm, 1, 4
zen5_wrap vpandd, evex_2ymm2ymm, 1, 4
zen5_wrap vpandd, 2zmm2zmm, 1, 2
zen5_wrap vpandq, evex_2xmm2xmm, 1, 4
zen5_wrap vpandq, evex_2ymm2ymm, 1, 4
zen5_wrap vpandq, 2zmm2zmm, 1, 2
zen5_wrap vpandnd, 2xmm2kxmm, 1, 4
zen5_wrap vpandnd, 2ymm2kymm, 1, 4
zen5_wrap vpandnd, 2zmm2kzmm, 1, 2
zen5_wrap vpandnq, 2xmm2kxmm, 1, 4
zen5_wrap vpandnq, 2ymm2kymm, 1, 4
zen5_wrap vpandnq, 2zmm2kzmm, 1, 2
zen5_wrap vpandd, 2xmm2kxmm, 1, 4
zen5_wrap vpandd, 2ymm2kymm, 1, 4
zen5_wrap vpandd, 2zmm2kzmm, 1, 2
zen5_wrap vpandq, 2xmm2kxmm, 1, 4
zen5_wrap vpandq, 2ymm2kymm, 1, 4
zen5_wrap vpandq, 2zmm2kzmm, 1, 2
zen5_wrap vpandnd, 2xmm2zkxmm, 1, 4
zen5_wrap vpandnd, 2ymm2zkymm, 1, 4
zen5_wrap vpandnd, 2zmm2zkzmm, 1, 2
zen5_wrap vpandnq, 2xmm2zkxmm, 1, 4
zen5_wrap vpandnq, 2ymm2zkymm, 1, 4
zen5_wrap vpandnq, 2zmm2zkzmm, 1, 2
zen5_wrap vpandd, 2xmm2zkxmm, 1, 4
zen5_wrap vpandd, 2ymm2zkymm, 1, 4
zen5_wrap vpandd, 2zmm2zkzmm, 1, 2
zen5_wrap vpandq, 2xmm2zkxmm, 1, 4
zen5_wrap vpandq, 2ymm2zkymm, 1, 4
zen5_wrap vpandq, 2zmm2zkzmm, 1, 2
zen5_wrap vpxord, evex_2xmm2xmm, 1, 4
zen5_wrap vpxord, evex_2ymm2ymm, 1, 4
zen5_wrap vpxord, 2zmm2zmm, 1, 2
zen5_wrap vpxorq, evex_2xmm2xmm, 1, 4
zen5_wrap vpxorq, evex_2ymm2ymm, 1, 4
zen5_wrap vpxorq, 2zmm2zmm, 1, 2
zen5_wrap vpord, evex_2xmm2xmm, 1, 4
zen5_wrap vpord, evex_2ymm2ymm, 1, 4
zen5_wrap vpord, 2zmm2zmm, 1, 2
zen5_wrap vporq, evex_2xmm2xmm, 1, 4
zen5_wrap vporq, evex_2ymm2ymm, 1, 4
zen5_wrap vporq, 2zmm2zmm, 1, 2
zen5_wrap vpxord, 2xmm2kxmm, 1, 4
zen5_wrap vpxord, 2ymm2kymm, 1, 4
zen5_wrap vpxord, 2zmm2kzmm, 1, 2
zen5_wrap vpxorq, 2xmm2kxmm, 1, 4
zen5_wrap vpxorq, 2ymm2kymm, 1, 4
zen5_wrap vpxorq, 2zmm2kzmm, 1, 2
zen5_wrap vpord, 2xmm2kxmm, 1, 4
zen5_wrap vpord, 2ymm2kymm, 1, 4
zen5_wrap vpord, 2zmm2kzmm, 1, 2
zen5_wrap vporq, 2xmm2kxmm, 1, 4
zen5_wrap vporq, 2ymm2kymm, 1, 4
zen5_wrap vporq, 2zmm2kzmm, 1, 2
zen5_wrap vpxord, 2xmm2zkxmm, 1, 4
zen5_wrap vpxord, 2ymm2zkymm, 1, 4
zen5_wrap vpxord, 2zmm2zkzmm, 1, 2
zen5_wrap vpxorq, 2xmm2zkxmm, 1, 4
zen5_wrap vpxorq, 2ymm2zkymm, 1, 4
zen5_wrap vpxorq, 2zmm2zkzmm, 1, 2
zen5_wrap vpord, 2xmm2zkxmm, 1, 4
zen5_wrap vpord, 2ymm2zkymm, 1, 4
zen5_wrap vpord, 2zmm2zkzmm, 1, 2
zen5_wrap vporq, 2xmm2zkxmm, 1, 4
zen5_wrap vporq, 2ymm2zkymm, 1, 4
zen5_wrap vporq, 2zmm2zkzmm, 1, 2
zen5_wrap vandnps, evex_2xmm2xmm, 1, 4
zen5_wrap vandnps, evex_2ymm2ymm, 1, 4
zen5_wrap vandnps, 2zmm2zmm, 1, 2
zen5_wrap vandnpd, evex_2xmm2xmm, 1, 4
zen5_wrap vandnpd, evex_2ymm2ymm, 1, 4
zen5_wrap vandnpd, 2zmm2zmm, 1, 2
zen5_wrap vandps, evex_2xmm2xmm, 1, 4
zen5_wrap vandps, evex_2ymm2ymm, 1, 4
zen5_wrap vandps, 2zmm2zmm, 1, 2
zen5_wrap vandpd, evex_2xmm2xmm, 1, 4
zen5_wrap vandpd, evex_2ymm2ymm, 1, 4
zen5_wrap vandpd, 2zmm2zmm, 1, 2
zen5_wrap vandnps, 2xmm2kxmm, 1, 4
zen5_wrap vandnps, 2ymm2kymm, 1, 4
zen5_wrap vandnps, 2zmm2kzmm, 1, 2
zen5_wrap vandnpd, 2xmm2kxmm, 1, 4
zen5_wrap vandnpd, 2ymm2kymm, 1, 4
zen5_wrap vandnpd, 2zmm2kzmm, 1, 2
zen5_wrap vandps, 2xmm2kxmm, 1, 4
zen5_wrap vandps, 2ymm2kymm, 1, 4
zen5_wrap vandps, 2zmm2kzmm, 1, 2
zen5_wrap vandpd, 2xmm2kxmm, 1, 4
zen5_wrap vandpd, 2ymm2kymm, 1, 4
zen5_wrap vandpd, 2zmm2kzmm, 1, 2
zen5_wrap vandnps, 2xmm2zkxmm, 1, 4
zen5_wrap vandnps, 2ymm2zkymm, 1, 4
zen5_wrap vandnps, 2zmm2zkzmm, 1, 2
zen5_wrap vandnpd, 2xmm2zkxmm, 1, 4
zen5_wrap vandnpd, 2ymm2zkymm, 1, 4
zen5_wrap vandnpd, 2zmm2zkzmm, 1, 2
zen5_wrap vandps, 2xmm2zkxmm, 1, 4
zen5_wrap vandps, 2ymm2zkymm, 1, 4
zen5_wrap vandps, 2zmm2zkzmm, 1, 2
zen5_wrap vandpd, 2xmm2zkxmm, 1, 4
zen5_wrap vandpd, 2ymm2zkymm, 1, 4
zen5_wrap vandpd, 2zmm2zkzmm, 1, 2
zen5_wrap vxorps, evex_2xmm2xmm, 1, 4
zen5_wrap vxorps, evex_2ymm2ymm, 1, 4
zen5_wrap vxorps, 2zmm2zmm, 1, 2
zen5_wrap vxorpd, evex_2xmm2xmm, 1, 4
zen5_wrap vxorpd, evex_2ymm2ymm, 1, 4
zen5_wrap vxorpd, 2zmm2zmm, 1, 2
zen5_wrap vorps, evex_2xmm2xmm, 1, 4
zen5_wrap vorps, evex_2ymm2ymm, 1, 4
zen5_wrap vorps, 2zmm2zmm, 1, 2
zen5_wrap vorpd, evex_2xmm2xmm, 1, 4
zen5_wrap vorpd, evex_2ymm2ymm, 1, 4
zen5_wrap vorpd, 2zmm2zmm, 1, 2
zen5_wrap vxorps, 2xmm2kxmm, 1, 4
zen5_wrap vxorps, 2ymm2kymm, 1, 4
zen5_wrap vxorps, 2zmm2kzmm, 1, 2
zen5_wrap vxorpd, 2xmm2kxmm, 1, 4
zen5_wrap vxorpd, 2ymm2kymm, 1, 4
zen5_wrap vxorpd, 2zmm2kzmm, 1, 2
zen5_wrap vorps, 2xmm2kxmm, 1, 4
zen5_wrap vorps, 2ymm2kymm, 1, 4
zen5_wrap vorps, 2zmm2kzmm, 1, 2
zen5_wrap vorpd, 2xmm2kxmm, 1, 4
zen5_wrap vorpd, 2ymm2kymm, 1, 4
zen5_wrap vorpd, 2zmm2kzmm, 1, 2
zen5_wrap vxorps, 2xmm2zkxmm, 1, 4
zen5_wrap vxorps, 2ymm2zkymm, 1, 4
zen5_wrap vxorps, 2zmm2zkzmm, 1, 2
zen5_wrap vxorpd, 2xmm2zkxmm, 1, 4
zen5_wrap vxorpd, 2ymm2zkymm, 1, 4
zen5_wrap vxorpd, 2zmm2zkzmm, 1, 2
zen5_wrap vorps, 2xmm2zkxmm, 1, 4
zen5_wrap vorps, 2ymm2zkymm, 1, 4
zen5_wrap vorps, 2zmm2zkzmm, 1, 2
zen5_wrap vorpd, 2xmm2zkxmm, 1, 4
zen5_wrap vorpd, 2ymm2zkymm, 1, 4
zen5_wrap vorpd, 2zmm2zkzmm, 1, 2
;zen5_wrap vpandnd, evex_2xmm2xmmRot, 1, 4
;zen5_wrap vpandnd, evex_2ymm2ymmRot, 1, 4
;zen5_wrap vpandnd, 2zmm2zmmRot, 1, 2
;zen5_wrap vpandnq, evex_2xmm2xmmRot, 1, 4
;zen5_wrap vpandnq, evex_2ymm2ymmRot, 1, 4
;zen5_wrap vpandnq, 2zmm2zmmRot, 1, 2
;zen5_wrap vpandnd, 2xmm2kxmmRot, 1, 4
;zen5_wrap vpandnd, 2ymm2kymmRot, 1, 4
;zen5_wrap vpandnd, 2zmm2kzmmRot, 1, 2
;zen5_wrap vpandnq, 2xmm2kxmmRot, 1, 4
;zen5_wrap vpandnq, 2ymm2kymmRot, 1, 4
;zen5_wrap vpandnq, 2zmm2kzmmRot, 1, 2
;zen5_wrap vpandnd, 2xmm2zkxmmRot, 1, 4
;zen5_wrap vpandnd, 2ymm2zkymmRot, 1, 4
;zen5_wrap vpandnd, 2zmm2zkzmmRot, 1, 2
;zen5_wrap vpandnq, 2xmm2zkxmmRot, 1, 4
;zen5_wrap vpandnq, 2ymm2zkymmRot, 1, 4
;zen5_wrap vpandnq, 2zmm2zkzmmRot, 1, 2
zen5_wrap vpternlogd, 2xmmi2xmm, 1, 4
zen5_wrap vpternlogd, 2ymmi2ymm, 1, 4
zen5_wrap vpternlogd, 2zmmi2zmm, 1, 2
zen5_wrap vpternlogq, 2xmmi2xmm, 1, 4
zen5_wrap vpternlogq, 2ymmi2ymm, 1, 4
zen5_wrap vpternlogq, 2zmmi2zmm, 1, 2
zen5_wrap vpternlogd, 2xmmi2kxmm, 1, 4
zen5_wrap vpternlogd, 2ymmi2kymm, 1, 4
zen5_wrap vpternlogd, 2zmmi2kzmm, 1, 2
zen5_wrap vpternlogq, 2xmmi2kxmm, 1, 4
zen5_wrap vpternlogq, 2ymmi2kymm, 1, 4
zen5_wrap vpternlogq, 2zmmi2kzmm, 1, 2
zen5_wrap vpternlogd, 2xmmi2zkxmm, 1, 4
zen5_wrap vpternlogd, 2ymmi2zkymm, 1, 4
zen5_wrap vpternlogd, 2zmmi2zkzmm, 1, 2
zen5_wrap vpternlogq, 2xmmi2zkxmm, 1, 4
zen5_wrap vpternlogq, 2ymmi2zkymm, 1, 4
zen5_wrap vpternlogq, 2zmmi2zkzmm, 1, 2
zen5_wrap vpternlogd, 2xmmi2xmmRot, 1, 4
zen5_wrap vpternlogd, 2ymmi2ymmRot, 1, 4
zen5_wrap vpternlogd, 2zmmi2zmmRot, 1, 2
zen5_wrap vpternlogq, 2xmmi2xmmRot, 1, 4
zen5_wrap vpternlogq, 2ymmi2ymmRot, 1, 4
zen5_wrap vpternlogq, 2zmmi2zmmRot, 1, 2
zen5_wrap vpternlogd, 2xmmi2kxmmRot, 1, 4
zen5_wrap vpternlogd, 2ymmi2kymmRot, 1, 4
zen5_wrap vpternlogd, 2zmmi2kzmmRot, 1, 2
zen5_wrap vpternlogq, 2xmmi2kxmmRot, 1, 4
zen5_wrap vpternlogq, 2ymmi2kymmRot, 1, 4
zen5_wrap vpternlogq, 2zmmi2kzmmRot, 1, 2
zen5_wrap vpternlogd, 2xmmi2zkxmmRot, 1, 4
zen5_wrap vpternlogd, 2ymmi2zkymmRot, 1, 4
zen5_wrap vpternlogd, 2zmmi2zkzmmRot, 1, 2
zen5_wrap vpternlogq, 2xmmi2zkxmmRot, 1, 4
zen5_wrap vpternlogq, 2ymmi2zkymmRot, 1, 4
zen5_wrap vpternlogq, 2zmmi2zkzmmRot, 1, 2
zen5_wrap vmulss, evex_2xmm2xmm, 1, 2
zen5_wrap vmulps, evex_2xmm2xmm, 1, 2
zen5_wrap vmulps, evex_2ymm2ymm, 1, 2
zen5_wrap vmulps, 2zmm2zmm, 1, 1
zen5_wrap vmulsd, evex_2xmm2xmm, 1, 2
zen5_wrap vmulpd, evex_2xmm2xmm, 1, 2
zen5_wrap vmulpd, evex_2ymm2ymm, 1, 2
zen5_wrap vmulpd, 2zmm2zmm, 1, 1
zen5_wrap vaddss, evex_2xmm2xmm, 1, 2
zen5_wrap vaddps, evex_2xmm2xmm, 1, 2
zen5_wrap vaddps, evex_2ymm2ymm, 1, 2
zen5_wrap vaddps, 2zmm2zmm, 1, 1
zen5_wrap vaddsd, evex_2xmm2xmm, 1, 2
zen5_wrap vaddpd, evex_2xmm2xmm, 1, 2
zen5_wrap vaddpd, evex_2ymm2ymm, 1, 2
zen5_wrap vaddpd, 2zmm2zmm, 1, 1
zen5_wrap vsubss, evex_2xmm2xmm, 1, 2
zen5_wrap vsubps, evex_2xmm2xmm, 1, 2
zen5_wrap vsubps, evex_2ymm2ymm, 1, 2
zen5_wrap vsubps, 2zmm2zmm, 1, 1
zen5_wrap vsubsd, evex_2xmm2xmm, 1, 2
zen5_wrap vsubpd, evex_2xmm2xmm, 1, 2
zen5_wrap vsubpd, evex_2ymm2ymm, 1, 2
zen5_wrap vsubpd, 2zmm2zmm, 1, 1
zen5_wrap vfmadd132ss, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd132ps, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd132ps, evex_2ymm2ymm, 1, 2
zen5_wrap vfmadd132ps, 2zmm2zmm, 1, 1
zen5_wrap vfmadd132sd, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd132pd, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd132pd, evex_2ymm2ymm, 1, 2
zen5_wrap vfmadd132pd, 2zmm2zmm, 1, 1
zen5_wrap vfmadd132ss, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd132ps, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd132ps, evex_2ymm2ymmRot, 1, 2
zen5_wrap vfmadd132ps, 2zmm2zmmRot, 1, 1
zen5_wrap vfmadd132sd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd132pd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd132pd, evex_2ymm2ymmRot, 1, 2
zen5_wrap vfmadd132pd, 2zmm2zmmRot, 1, 1
zen5_wrap vfmadd231ss, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd231ps, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd231ps, evex_2ymm2ymm, 1, 2
zen5_wrap vfmadd231ps, 2zmm2zmm, 1, 1
zen5_wrap vfmadd231sd, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd231pd, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd231pd, evex_2ymm2ymm, 1, 2
zen5_wrap vfmadd231pd, 2zmm2zmm, 1, 1
zen5_wrap vfmadd231ss, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd231ps, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd231ps, evex_2ymm2ymmRot, 1, 2
zen5_wrap vfmadd231ps, 2zmm2zmmRot, 1, 1
zen5_wrap vfmadd231sd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd231pd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd231pd, evex_2ymm2ymmRot, 1, 2
zen5_wrap vfmadd231pd, 2zmm2zmmRot, 1, 1
zen5_wrap vfmadd213ss, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd213ps, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd213ps, evex_2ymm2ymm, 1, 2
zen5_wrap vfmadd213ps, 2zmm2zmm, 1, 1
zen5_wrap vfmadd213sd, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd213pd, evex_2xmm2xmm, 1, 2
zen5_wrap vfmadd213pd, evex_2ymm2ymm, 1, 2
zen5_wrap vfmadd213pd, 2zmm2zmm, 1, 1
zen5_wrap vfmadd213ss, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd213ps, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd213ps, evex_2ymm2ymmRot, 1, 2
zen5_wrap vfmadd213ps, 2zmm2zmmRot, 1, 1
zen5_wrap vfmadd213sd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd213pd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vfmadd213pd, evex_2ymm2ymmRot, 1, 2
zen5_wrap vfmadd213pd, 2zmm2zmmRot, 1, 1
zen5_wrap vdivss, 2xmm2xmm, 1, 2
zen5_wrap vdivps, 2xmm2xmm , 1, 2
zen5_wrap vdivps, 2ymm2ymm, 1, 2
zen5_wrap vdivps, 2zmm2zmm, 1, 1
zen5_wrap vdivsd, 2xmm2xmm, 1, 2
zen5_wrap vdivpd, 2xmm2xmm, 1, 2
zen5_wrap vdivpd, 2ymm2ymm, 1, 2
zen5_wrap vdivpd, 2zmm2zmm, 1, 1
zen5_wrap vsqrtss, 2xmm2xmm, 1, 2
zen5_wrap vsqrtps, xmm2xmm , 1, 2
zen5_wrap vsqrtps, ymm2ymm, 1, 2
zen5_wrap vsqrtps, zmm2zmm, 1, 1
zen5_wrap vsqrtsd, 2xmm2xmm, 1, 2
zen5_wrap vsqrtpd, xmm2xmm, 1, 2
zen5_wrap vsqrtpd, ymm2ymm, 1, 2
zen5_wrap vsqrtpd, zmm2zmm, 1, 1
zen5_wrap vrcp14ss, 2xmm2xmm, 1, 2
zen5_wrap vrcp14ps, xmm2xmm , 1, 2
zen5_wrap vrcp14ps, ymm2ymm, 1, 2
zen5_wrap vrcp14ps, zmm2zmm, 1, 1
zen5_wrap vrcp14sd, 2xmm2xmm, 1, 2
zen5_wrap vrcp14pd, xmm2xmm, 1, 2
zen5_wrap vrcp14pd, ymm2ymm, 1, 2
zen5_wrap vrcp14pd, zmm2zmm, 1, 1
zen5_wrap vrsqrt14ss, 2xmm2xmm, 1, 2
zen5_wrap vrsqrt14ps, xmm2xmm , 1, 2
zen5_wrap vrsqrt14ps, ymm2ymm, 1, 2
zen5_wrap vrsqrt14ps, zmm2zmm, 1, 1
zen5_wrap vrsqrt14sd, 2xmm2xmm, 1, 2
zen5_wrap vrsqrt14pd, xmm2xmm, 1, 2
zen5_wrap vrsqrt14pd, ymm2ymm, 1, 2
zen5_wrap vrsqrt14pd, zmm2zmm, 1, 1
zen5_wrap vminss, evex_2xmm2xmm, 1, 2
zen5_wrap vminps, evex_2xmm2xmm, 1, 2
zen5_wrap vminps, evex_2ymm2ymm, 1, 2
zen5_wrap vminps, 2zmm2zmm, 1, 1
zen5_wrap vminsd, evex_2xmm2xmm, 1, 2
zen5_wrap vminpd, evex_2xmm2xmm, 1, 2
zen5_wrap vminpd, evex_2ymm2ymm, 1, 2
zen5_wrap vminpd, 2zmm2zmm, 1, 1
zen5_wrap vmaxss, evex_2xmm2xmm, 1, 2
zen5_wrap vmaxps, evex_2xmm2xmm, 1, 2
zen5_wrap vmaxps, evex_2ymm2ymm, 1, 2
zen5_wrap vmaxps, 2zmm2zmm, 1, 1
zen5_wrap vmaxsd, evex_2xmm2xmm, 1, 2
zen5_wrap vmaxpd, evex_2xmm2xmm, 1, 2
zen5_wrap vmaxpd, evex_2ymm2ymm, 1, 2
zen5_wrap vmaxpd, 2zmm2zmm, 1, 1
zen5_wrap vgetexpss, 2xmm2xmm, 1, 2
zen5_wrap vgetexpps, xmm2xmm , 1, 2
zen5_wrap vgetexpps, ymm2ymm, 1, 2
zen5_wrap vgetexpps, zmm2zmm, 1, 1
zen5_wrap vgetexpsd, 2xmm2xmm, 1, 2
zen5_wrap vgetexppd, xmm2xmm, 1, 2
zen5_wrap vgetexppd, ymm2ymm, 1, 2
zen5_wrap vgetexppd, zmm2zmm, 1, 1
zen5_wrap vgetmantss, 2xmmi2xmm, 1, 2
zen5_wrap vgetmantps, xmmi2xmm , 1, 2
zen5_wrap vgetmantps, ymmi2ymm, 1, 2
zen5_wrap vgetmantps, zmmi2zmm, 1, 1
zen5_wrap vgetmantsd, 2xmmi2xmm, 1, 2
zen5_wrap vgetmantpd, xmmi2xmm, 1, 2
zen5_wrap vgetmantpd, ymmi2ymm, 1, 2
zen5_wrap vgetmantpd, zmmi2zmm, 1, 1
zen5_wrap vreducess, 2xmmi2xmm, 1, 2
zen5_wrap vreduceps, xmmi2xmm , 1, 2
zen5_wrap vreduceps, ymmi2ymm, 1, 2
zen5_wrap vreduceps, zmmi2zmm, 1, 1
zen5_wrap vreducesd, 2xmmi2xmm, 1, 2
zen5_wrap vreducepd, xmmi2xmm, 1, 2
zen5_wrap vreducepd, ymmi2ymm, 1, 2
zen5_wrap vreducepd, zmmi2zmm, 1, 1
zen5_wrap vrndscaless, 2xmmi2xmm, 1, 2
zen5_wrap vrndscaleps, xmmi2xmm, 1, 2
zen5_wrap vrndscaleps, ymmi2ymm, 1, 2
zen5_wrap vrndscaleps, zmmi2zmm, 1, 1
zen5_wrap vrndscalesd, 2xmmi2xmm, 1, 2
zen5_wrap vrndscalepd, xmmi2xmm, 1, 2
zen5_wrap vrndscalepd, ymmi2ymm, 1, 2
zen5_wrap vrndscalepd, zmmi2zmm, 1, 1
zen5_wrap vscalefss, 2xmm2xmm, 1, 2
zen5_wrap vscalefps, 2xmm2xmm, 1, 2
zen5_wrap vscalefps, 2ymm2ymm, 1, 2
zen5_wrap vscalefps, 2zmm2zmm, 1, 1
zen5_wrap vscalefsd, 2xmm2xmm, 1, 2
zen5_wrap vscalefpd, 2xmm2xmm, 1, 2
zen5_wrap vscalefpd, 2ymm2ymm, 1, 2
zen5_wrap vscalefpd, 2zmm2zmm, 1, 1
zen5_wrap vrangess, 2xmmi2xmm, 1, 2
zen5_wrap vrangeps, 2xmmi2xmm, 1, 2
zen5_wrap vrangeps, 2ymmi2ymm, 1, 2
zen5_wrap vrangeps, 2zmmi2zmm, 1, 1
zen5_wrap vrangesd, 2xmmi2xmm, 1, 2
zen5_wrap vrangepd, 2xmmi2xmm, 1, 2
zen5_wrap vrangepd, 2ymmi2ymm, 1, 2
zen5_wrap vrangepd, 2zmmi2zmm, 1, 1
zen5_wrap vfixupimmss, 2xmmi2xmm, 1, 2
zen5_wrap vfixupimmps, 2xmmi2xmm, 1, 2
zen5_wrap vfixupimmps, 2ymmi2ymm, 1, 2
zen5_wrap vfixupimmps, 2zmmi2zmm, 1, 1
zen5_wrap vfixupimmsd, 2xmmi2xmm, 1, 2
zen5_wrap vfixupimmpd, 2xmmi2xmm, 1, 2
zen5_wrap vfixupimmpd, 2ymmi2ymm, 1, 2
zen5_wrap vfixupimmpd, 2zmmi2zmm, 1, 1
zen5_wrap vpminuq, 2xmm2xmm, 1, 2
zen5_wrap vpminuq, 2ymm2ymm, 1, 2
zen5_wrap vpminuq, 2zmm2zmm, 1, 1
zen5_wrap vpminsq, 2xmm2xmm, 1, 2
zen5_wrap vpminsq, 2ymm2ymm, 1, 2
zen5_wrap vpminsq, 2zmm2zmm, 1, 1
zen5_wrap vpmaxuq, 2xmm2xmm, 1, 2
zen5_wrap vpmaxuq, 2ymm2ymm, 1, 2
zen5_wrap vpmaxuq, 2zmm2zmm, 1, 1
zen5_wrap vpmaxsq, 2xmm2xmm, 1, 2
zen5_wrap vpmaxsq, 2ymm2ymm, 1, 2
zen5_wrap vpmaxsq, 2zmm2zmm, 1, 1
zen5_wrap vpabsq, xmm2xmm, 1, 2
zen5_wrap vpabsq, ymm2ymm, 1, 2
zen5_wrap vpabsq, zmm2zmm, 1, 1
zen5_wrap vpopcntb, xmm2xmm, 1, 2
zen5_wrap vpopcntb, ymm2ymm, 1, 2
zen5_wrap vpopcntb, zmm2zmm, 1, 1
zen5_wrap vpopcntw, xmm2xmm, 1, 2
zen5_wrap vpopcntw, ymm2ymm, 1, 2
zen5_wrap vpopcntw, zmm2zmm, 1, 1
zen5_wrap vpopcntd, xmm2xmm, 1, 2
zen5_wrap vpopcntd, ymm2ymm, 1, 2
zen5_wrap vpopcntd, zmm2zmm, 1, 1
zen5_wrap vpopcntq, xmm2xmm, 1, 2
zen5_wrap vpopcntq, ymm2ymm, 1, 2
zen5_wrap vpopcntq, zmm2zmm, 1, 1
zen5_wrap vplzcntd, xmm2xmm, 1, 2
zen5_wrap vplzcntd, ymm2ymm, 1, 2
zen5_wrap vplzcntd, zmm2zmm, 1, 1
zen5_wrap vplzcntq, xmm2xmm, 1, 2
zen5_wrap vplzcntq, ymm2ymm, 1, 2
zen5_wrap vplzcntq, zmm2zmm, 1, 1
zen5_wrap vpmultishiftqb, 2xmm2xmm, 1, 2
zen5_wrap vpmultishiftqb, 2ymm2ymm, 1, 2
zen5_wrap vpmultishiftqb, 2zmm2zmm, 1, 1
zen5_wrap vgf2p8affineqb, 2xmmi2xmm, 1, 2
zen5_wrap vgf2p8affineqb, 2ymmi2ymm, 1, 2
zen5_wrap vgf2p8affineqb, evex_2xmmi2xmm, 1, 2
zen5_wrap vgf2p8affineqb, evex_2ymmi2ymm, 1, 2
zen5_wrap vgf2p8affineqb, 2zmmi2zmm, 1, 1
zen5_wrap vgf2p8affineinvqb, 2xmmi2xmm, 1, 2
zen5_wrap vgf2p8affineinvqb, 2ymmi2ymm, 1, 2
zen5_wrap vgf2p8affineinvqb, evex_2xmmi2xmm, 1, 2
zen5_wrap vgf2p8affineinvqb, evex_2ymmi2ymm, 1, 2
zen5_wrap vgf2p8affineinvqb, 2zmmi2zmm, 1, 1
zen5_wrap vgf2p8mulb, 2xmm2xmm, 1, 2
zen5_wrap vgf2p8mulb, 2ymm2ymm, 1, 2
zen5_wrap vgf2p8mulb, evex_2xmm2xmm, 1, 2
zen5_wrap vgf2p8mulb, evex_2ymm2ymm, 1, 2
zen5_wrap vgf2p8mulb, 2zmm2zmm, 1, 1
zen5_wrap vpmulhw, evex_2xmm2xmm, 1, 2
zen5_wrap vpmulhw, evex_2ymm2ymm, 1, 2
zen5_wrap vpmulhw, 2zmm2zmm, 1, 1
zen5_wrap vpmulhuw, evex_2xmm2xmm, 1, 2
zen5_wrap vpmulhuw, evex_2ymm2ymm, 1, 2
zen5_wrap vpmulhuw, 2zmm2zmm, 1, 1
zen5_wrap vpmulhrsw, evex_2xmm2xmm, 1, 2
zen5_wrap vpmulhrsw, evex_2ymm2ymm, 1, 2
zen5_wrap vpmulhrsw, 2zmm2zmm, 1, 1
zen5_wrap vpmullw, evex_2xmm2xmm, 1, 2
zen5_wrap vpmullw, evex_2ymm2ymm, 1, 2
zen5_wrap vpmullw, 2zmm2zmm, 1, 1
zen5_wrap vpmulld, evex_2xmm2xmm, 1, 2
zen5_wrap vpmulld, evex_2ymm2ymm, 1, 2
zen5_wrap vpmulld, 2zmm2zmm, 1, 1
zen5_wrap vpmuldq, evex_2xmm2xmm, 1, 2
zen5_wrap vpmuldq, evex_2ymm2ymm, 1, 2
zen5_wrap vpmuldq, 2zmm2zmm, 1, 1
zen5_wrap vpmuludq, evex_2xmm2xmm, 1, 2
zen5_wrap vpmuludq, evex_2ymm2ymm, 1, 2
zen5_wrap vpmuludq, 2zmm2zmm, 1, 1
zen5_wrap vpmaddwd, evex_2xmm2xmm, 1, 2
zen5_wrap vpmaddwd, evex_2ymm2ymm, 1, 2
zen5_wrap vpmaddwd, 2zmm2zmm, 1, 1
zen5_wrap vpmaddubsw, evex_2xmm2xmm, 1, 2
zen5_wrap vpmaddubsw, evex_2ymm2ymm, 1, 2
zen5_wrap vpmaddubsw, 2zmm2zmm, 1, 1
zen5_wrap vpmadd52huq, evex_2xmm2xmm, 1, 2
zen5_wrap vpmadd52huq, evex_2ymm2ymm, 1, 2
zen5_wrap vpmadd52huq, 2zmm2zmm, 1, 1
zen5_wrap vpmadd52luq, evex_2xmm2xmm, 1, 2
zen5_wrap vpmadd52luq, evex_2ymm2ymm, 1, 2
zen5_wrap vpmadd52luq, 2zmm2zmm, 1, 1
zen5_wrap vpmadd52huq, evex_2xmm2xmmRot, 1, 2
zen5_wrap vpmadd52huq, evex_2ymm2ymmRot, 1, 2
zen5_wrap vpmadd52huq, 2zmm2zmmRot, 1, 1
zen5_wrap vpmadd52luq, evex_2xmm2xmmRot, 1, 2
zen5_wrap vpmadd52luq, evex_2ymm2ymmRot, 1, 2
zen5_wrap vpmadd52luq, 2zmm2zmmRot, 1, 1
;zen5_wrap vpdpbusd, vex_2xmm2xmm, 1, 2
;zen5_wrap vpdpbusd, vex_2ymm2ymm, 1, 2
zen5_wrap vpdpbusd, evex_2xmm2xmm, 1, 2
zen5_wrap vpdpbusd, evex_2ymm2ymm, 1, 2
zen5_wrap vpdpbusd, 2zmm2zmm, 1, 1
;zen5_wrap vpdpbusds, vex_2xmm2xmm, 1, 2
;zen5_wrap vpdpbusds, vex_2ymm2ymm, 1, 2
zen5_wrap vpdpbusds, evex_2xmm2xmm, 1, 2
zen5_wrap vpdpbusds, evex_2ymm2ymm, 1, 2
zen5_wrap vpdpbusds, 2zmm2zmm, 1, 1
;zen5_wrap vpdpwssd, vex_2xmm2xmm, 1, 2
;zen5_wrap vpdpwssd, vex_2ymm2ymm, 1, 2
zen5_wrap vpdpwssd, evex_2xmm2xmm, 1, 2
zen5_wrap vpdpwssd, evex_2ymm2ymm, 1, 2
zen5_wrap vpdpwssd, 2zmm2zmm, 1, 1
;zen5_wrap vpdpwssds, vex_2xmm2xmm, 1, 2
;zen5_wrap vpdpwssds, vex_2ymm2ymm, 1, 2
zen5_wrap vpdpwssds, evex_2xmm2xmm, 1, 2
zen5_wrap vpdpwssds, evex_2ymm2ymm, 1, 2
zen5_wrap vpdpwssds, 2zmm2zmm, 1, 1
;zen5_wrap vpdpbusd, vex_2xmm2xmmRot, 1, 2
;zen5_wrap vpdpbusd, vex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpbusd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vpdpbusd, evex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpbusd, 2zmm2zmmRot, 1, 1
;zen5_wrap vpdpbusds, vex_2xmm2xmmRot, 1, 2
;zen5_wrap vpdpbusds, vex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpbusds, evex_2xmm2xmmRot, 1, 2
zen5_wrap vpdpbusds, evex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpbusds, 2zmm2zmmRot, 1, 1
;zen5_wrap vpdpwssd, vex_2xmm2xmmRot, 1, 2
;zen5_wrap vpdpwssd, vex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpwssd, evex_2xmm2xmmRot, 1, 2
zen5_wrap vpdpwssd, evex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpwssd, 2zmm2zmmRot, 1, 1
;zen5_wrap vpdpwssds, vex_2xmm2xmmRot, 1, 2
;zen5_wrap vpdpwssds, vex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpwssds, evex_2xmm2xmmRot, 1, 2
zen5_wrap vpdpwssds, evex_2ymm2ymmRot, 1, 2
zen5_wrap vpdpwssds, 2zmm2zmmRot, 1, 1
zen5_wrap vpsadbw, evex_2xmm2xmm, 1, 2
zen5_wrap vpsadbw, evex_2ymm2ymm, 1, 2
zen5_wrap vpsadbw, 2zmm2zmm, 1, 1
zen5_wrap vdbpsadbw, 2xmmi2xmm, 2, 2
zen5_wrap vdbpsadbw, 2ymmi2ymm, 2, 2
zen5_wrap vdbpsadbw, 2zmmi2zmm, 2, 1
zen5_wrap vpsllw, evex_2xmm2xmm, 1, 2
zen5_wrap vpsllw, evex_xmmymm2ymm, 1, 2
zen5_wrap vpsllw, xmmzmm2zmm, 1, 1
zen5_wrap vpsrlw, evex_2xmm2xmm, 1, 2
zen5_wrap vpsrlw, evex_xmmymm2ymm, 1, 2
zen5_wrap vpsrlw, xmmzmm2zmm, 1, 1
zen5_wrap vpsraw, evex_2xmm2xmm, 1, 2
zen5_wrap vpsraw, evex_xmmymm2ymm, 1, 2
zen5_wrap vpsraw, xmmzmm2zmm, 1, 1
zen5_wrap vpslld, evex_2xmm2xmm, 1, 2
zen5_wrap vpslld, evex_xmmymm2ymm, 1, 2
zen5_wrap vpslld, xmmzmm2zmm, 1, 1
zen5_wrap vpsrld, evex_2xmm2xmm, 1, 2
zen5_wrap vpsrld, evex_xmmymm2ymm, 1, 2
zen5_wrap vpsrld, xmmzmm2zmm, 1, 1
zen5_wrap vpsrad, evex_2xmm2xmm, 1, 2
zen5_wrap vpsrad, evex_xmmymm2ymm, 1, 2
zen5_wrap vpsrad, xmmzmm2zmm, 1, 1
zen5_wrap vpsllq, evex_2xmm2xmm, 1, 2
zen5_wrap vpsllq, evex_xmmymm2ymm, 1, 2
zen5_wrap vpsllq, xmmzmm2zmm, 1, 1
zen5_wrap vpsrlq, evex_2xmm2xmm, 1, 2
zen5_wrap vpsrlq, evex_xmmymm2ymm, 1, 2
zen5_wrap vpsrlq, xmmzmm2zmm, 1, 1
zen5_wrap vpsraq, 2xmm2xmm, 1, 2
zen5_wrap vpsraq, xmmymm2ymm, 1, 2
zen5_wrap vpsraq, xmmzmm2zmm, 1, 1
zen5_wrap vpsllvw, 2xmm2xmm, 1, 2
zen5_wrap vpsllvw, 2ymm2ymm, 1, 2
zen5_wrap vpsllvw, 2zmm2zmm, 1, 1
zen5_wrap vpsrlvw, 2xmm2xmm, 1, 2
zen5_wrap vpsrlvw, 2ymm2ymm, 1, 2
zen5_wrap vpsrlvw, 2zmm2zmm, 1, 1
zen5_wrap vpsravw, 2xmm2xmm, 1, 2
zen5_wrap vpsravw, 2ymm2ymm, 1, 2
zen5_wrap vpsravw, 2zmm2zmm, 1, 1
zen5_wrap vpsllvd, evex_2xmm2xmm, 1, 2
zen5_wrap vpsllvd, evex_2ymm2ymm, 1, 2
zen5_wrap vpsllvd, 2zmm2zmm, 1, 1
zen5_wrap vpsrlvd, evex_2xmm2xmm, 1, 2
zen5_wrap vpsrlvd, evex_2ymm2ymm, 1, 2
zen5_wrap vpsrlvd, 2zmm2zmm, 1, 1
zen5_wrap vpsravd, evex_2xmm2xmm, 1, 2
zen5_wrap vpsravd, evex_2ymm2ymm, 1, 2
zen5_wrap vpsravd, 2zmm2zmm, 1, 1
zen5_wrap vpsllvq, evex_2xmm2xmm, 1, 2
zen5_wrap vpsllvq, evex_2ymm2ymm, 1, 2
zen5_wrap vpsllvq, 2zmm2zmm, 1, 1
zen5_wrap vpsrlvq, evex_2xmm2xmm, 1, 2
zen5_wrap vpsrlvq, evex_2ymm2ymm, 1, 2
zen5_wrap vpsrlvq, 2zmm2zmm, 1, 1
zen5_wrap vpsravq, 2xmm2xmm, 1, 2
zen5_wrap vpsravq, 2ymm2ymm, 1, 2
zen5_wrap vpsravq, 2zmm2zmm, 1, 1
zen5_wrap vpsllw, evex_xmmi2xmm, 1, 2
zen5_wrap vpsllw, evex_ymmi2ymm, 1, 2
zen5_wrap vpsllw, zmmi2zmm, 1, 1
zen5_wrap vpsrlw, evex_xmmi2xmm, 1, 2
zen5_wrap vpsrlw, evex_ymmi2ymm, 1, 2
zen5_wrap vpsrlw, zmmi2zmm, 1, 1
zen5_wrap vpsraw, evex_xmmi2xmm, 1, 2
zen5_wrap vpsraw, evex_ymmi2ymm, 1, 2
zen5_wrap vpsraw, zmmi2zmm, 1, 1
zen5_wrap vpslld, evex_xmmi2xmm, 1, 2
zen5_wrap vpslld, evex_ymmi2ymm, 1, 2
zen5_wrap vpslld, zmmi2zmm, 1, 1
zen5_wrap vpsrld, evex_xmmi2xmm, 1, 2
zen5_wrap vpsrld, evex_ymmi2ymm, 1, 2
zen5_wrap vpsrld, zmmi2zmm, 1, 1
zen5_wrap vpsrad, evex_xmmi2xmm, 1, 2
zen5_wrap vpsrad, evex_ymmi2ymm, 1, 2
zen5_wrap vpsrad, zmmi2zmm, 1, 1
zen5_wrap vpsllq, evex_xmmi2xmm, 1, 2
zen5_wrap vpsllq, evex_ymmi2ymm, 1, 2
zen5_wrap vpsllq, zmmi2zmm, 1, 1
zen5_wrap vpsrlq, evex_xmmi2xmm, 1, 2
zen5_wrap vpsrlq, evex_ymmi2ymm, 1, 2
zen5_wrap vpsrlq, zmmi2zmm, 1, 1
zen5_wrap vpsraq, xmmi2xmm, 1, 2
zen5_wrap vpsraq, ymmi2ymm, 1, 2
zen5_wrap vpsraq, zmmi2zmm, 1, 1
;========================
zen5_wrap vpshldvw, 2xmm2xmm, 1, 2
zen5_wrap vpshldvw, 2ymm2ymm, 1, 2
zen5_wrap vpshldvw, 2zmm2zmm, 1, 1